Totally Embedded In Semiconductive Layers Patents (Class 438/272)
-
Patent number: 7303961Abstract: A method for producing a junction region (2, 5, 6, 7) between a trench (3) and a semiconductor zone (2) surrounding the trench (3) in a trench semiconductor device (1) has the following steps: application of an oxidation barrier layer (15) to an upper part (O) of the inner walls of the trench (3), and production of a first oxide layer (7) on a lower part (U) of the inner walls, said lower part not being covered by the oxidation barrier layer (15), by means of thermal oxidation of the uncovered (U) part of the inner walls.Type: GrantFiled: December 30, 2004Date of Patent: December 4, 2007Assignee: Infineon Technologies AGInventors: Hans Weber, Gerhard Silvester Neugschwandtner, Martin Poelzl
-
Patent number: 7282762Abstract: NROM EEPROM memory devices and arrays are described that facilitate the use of vertical NROM memory cells and select gates in NOR or NAND high density memory architectures. Memory embodiments of the present invention utilize vertical select gates and NROM memory cells to form NOR and NAND NROM architecture memory cell strings, segments, and arrays. These NROM memory cell architectures allow for improved high density memory devices or arrays with integral select gates that can take advantage of the feature sizes semiconductor fabrication processes are generally capable of and yet do not suffer from charge separation issues in typical multi-bit NROM cells. The memory cell architectures also allow for mitigation of disturb and overerasure issues by placing the NROM memory cells behind select gates that isolate the memory cells from their associated bit/data lines and/or source lines.Type: GrantFiled: July 29, 2005Date of Patent: October 16, 2007Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 7273786Abstract: In order to be able to store information in a non-volatile fashion as compactly and as flexibly as possible in a semiconductor memory cell, the original gate region of a conventional memory transistor is removed, and a memory gate configuration having a plurality of memory gates that are spatially separate from one another and that are electrically insulated with respect to one another is formed.Type: GrantFiled: December 22, 2004Date of Patent: September 25, 2007Assignee: Infineon Technologies AGInventor: Thomas Mikolajick
-
Patent number: 7268043Abstract: A semiconductor device and a method of manufacturing the same is disclosed. A trench is formed in an active region of a semiconductor substrate. A doped layer is formed on the inner walls of the trench. The trench is filled up with a first semiconductor layer. A gate insulating layer is formed on the first semiconductor layer and the substrate. Two gate electrodes are formed on the gate insulating layer such that the trench is located in between two gate electrodes. First and second impurity regions are formed in the substrate on both sides of each of the gate electrodes. Since the doped layer is locally formed in the trench area, the source and drain regions are completely separated from the heavily doped layer to weaken the electric field of PN junction, thereby improving refresh and preventing punchthrough between the source and drain.Type: GrantFiled: November 30, 2006Date of Patent: September 11, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Nak-Jin Son, Ji-Young Kim
-
Patent number: 7259069Abstract: A semiconductor device and a method of manufacturing the same is disclosed. A trench is formed in an active region of a semiconductor substrate. A doped layer is formed on the inner walls of the trench. The trench is filled up with a first semiconductor layer. A gate insulating layer is formed on the first semiconductor layer and the substrate. Two gate electrodes are formed on the gate insulating layer such that the trench is located in between two gate electrodes. First and second impurity regions are formed in the substrate on both sides of each of the gate electrodes. Since the doped layer is locally formed in the trench area, the source and drain regions are completely separated from the heavily doped layer to weaken the electric field of PN junction, thereby improving refresh and preventing punchthrough between the source and drain.Type: GrantFiled: September 15, 2005Date of Patent: August 21, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Nak-Jin Son, Ji-Young Kim
-
Publication number: 20070190728Abstract: A trench gate field effect transistor is formed as follows. A trench is formed in a semiconductor region, followed by a dielectric layer lining sidewalls and bottom of the trench and extending over mesa regions adjacent the trench. A conductive seed layer is formed in a bottom portion of the trench over the dielectric layer. A low resistance material is grown over the conductive seed layer, wherein the low resistance material is selective to the conductive seed layer.Type: ApplicationFiled: August 29, 2006Publication date: August 16, 2007Inventors: Sreevatsa Sreekantham, Ihsiu Ho, Fred Session, James Kent Naylor
-
Patent number: 7256086Abstract: A semiconductor device is provided that can be manufactured by a simpler process than a conventional lateral trench power MOSFET for use with an 80V breakdown voltage, and which has a lower device pitch and lower on-state resistance per unit area than a conventional lateral power MOSFET for use with a lower breakdown voltage than 80V. A gate oxide film is formed thinly along the lateral surfaces of a trench at a uniform thickness. Then, a gate oxide film is formed along the bottom surface of the trench by selective oxidation so as to be thicker than the gate oxide film on the lateral surfaces of the trench and so as to become progressively thicker from the edge of the bottom surface of the trench toward drain polysilicon.Type: GrantFiled: January 10, 2006Date of Patent: August 14, 2007Assignee: Fuji Electric Co., Ltd.Inventors: Katsuya Tabuchi, Naoto Fujishima, Mutsumi Kitamura, Akio Sugi
-
Patent number: 7253031Abstract: A pin diode is formed by a p+ collector region, an n type buffer region, an n? region and an n+ cathode region. A trench is formed from the surface of n+ cathode region through n+ cathode region to reach n? region. An insulating film is formed along an inner wall surface of trench. A gate electrode layer is formed to oppose to the sidewall of n+ cathode region with insulating film interposed. A cathode electrode is formed to be electrically connected to n+ cathode region. An anode electrode is formed to be electrically connected to p+ collector region. The n+ cathode region is formed entirely over the surface between trenches extending parallel to each other. Thus, a power semiconductor device in which gate control circuit is simplified and which has good on property can be obtained.Type: GrantFiled: November 2, 2004Date of Patent: August 7, 2007Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Tetsuo Takahashi, Katsumi Nakamura, Tadaharu Minato, Masana Harada
-
Patent number: 7250345Abstract: A semiconductor device of the present invention is provided with a power device which has a semiconductor substrate having a first main surface and a second main surface that are opposed to each other and an insulating gate structure on the first main surface side, wherein a main current flows between the first main surface and the second main surface, that is to say, is provided with an insulating gate type MOS transistor structure wherein the thickness (t1) of the semiconductor substrate is no less than 50 ?m and no greater than 250 ?m and a low ON voltage and a high withstanding capacity against breakdown are implemented in the first main surface. Thereby, a low ON voltage, the maintaining of the withstanding capacity against breakdown and the reduction of a switching loss on the high voltage side can be implemented.Type: GrantFiled: November 1, 2004Date of Patent: July 31, 2007Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Katsumi Nakamura, Shigeru Kusunoki, Hideki Nakamura
-
Patent number: 7226841Abstract: A semiconductor device includes a semiconductor substrate of a first conductivity type, on which a semiconductor layer having a trench extending in the depth direction toward the semiconductor substrate is formed. A first region of the first conductivity type is formed in the depth direction along one side of the trench in the semiconductor layer and contacts the semiconductor substrate. A second region of the first conductivity type is formed in a surface area of the semiconductor layer and close to the trench and contacts the first region. A third region of the second conductivity type is formed in the surface area of the semiconductor layer. A fourth region of the first conductivity type is formed in a surface area of the third region. A gate insulation film and a gate electrode are provided on the surface of the third region between the second region and the fourth region.Type: GrantFiled: February 18, 2005Date of Patent: June 5, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Masaru Izumisawa, Shigeo Kouzuki, Shinichi Hodama
-
Patent number: 7220644Abstract: The invention relates to a vertical-type single-pole component, comprising regions with a first type of conductivity which are embedded in a thick layer with a second type of conductivity. Said regions are distributed over at least one same horizontal level and are independent of each other. The regions also underlie an insulating material.Type: GrantFiled: April 27, 2005Date of Patent: May 22, 2007Assignee: STMicroelectronics S.A.Inventor: Frédéric Lanois
-
Patent number: 7208375Abstract: A technique for improving a ruggedness of a transistor against breakdown is provided. In a transistor of the present invention, a height of filling regions is higher than that of buried regions, so that a withstanding voltage of the filling regions is higher than that of the buried regions. Therefore, since avalanche breakdown occurs in an active region, causing an avalanche breakdown current to flow through the active region having a large area, current concentration does not occur. As a result, a ruggedness of an element against breakdown is increased.Type: GrantFiled: October 19, 2004Date of Patent: April 24, 2007Assignee: Shindengen Electric Manufacturing Co., Ltd.Inventors: Toru Kurosaki, Hiroaki Shishido, Mizue Kitada, Shinji Kunori, Kosuke Ohshima
-
Patent number: 7183164Abstract: Methods of reducing the floating body effect in vertical transistors are disclosed. The floating body effect occurs when an active region in a pillar is cut off from the substrate by a depletion region and the accompanying electrostatic potential created. In a preferred embodiment, a word line is recessed into the substrate to tie the upper active region to the substrate. The resulting memory cells are preferably used in dynamic random access memory (DRAM) devices.Type: GrantFiled: May 18, 2006Date of Patent: February 27, 2007Assignee: Micron Technology, Inc.Inventor: Gordon A. Haller
-
Patent number: 7153745Abstract: Recessed gate transistor structures and methods for making the same prevent a short between a gate conductive layer formed on a non-active region and an active region by forming an insulation layer therebetween, even though a misalignment is generated in forming a gate. The method and structure reduce the capacitance between gates. The method includes forming a device isolation film for defining an active region and a non-active region, on a predetermined region of a semiconductor substrate. First and second insulation layers are formed on an entire face of the substrate. A recess is formed in a portion of the active region. A gate insulation layer is formed within the recess, and then a first gate conductive layer is formed within the recess. A second gate conductive layer is formed on the second insulation layer and the first gate conductive layer. Subsequently, source/drain regions are formed.Type: GrantFiled: October 12, 2004Date of Patent: December 26, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Min-Hee Cho, Ji-Young Kim
-
Patent number: 7148111Abstract: A trenched field effect transistor is provided that includes (a) a semiconductor substrate, (b) a trench extending a predetermined depth into the semiconductor substrate, (c) a pair of doped source junctions, positioned on opposite sides of the trench, (d) a doped heavy body positioned adjacent each source junction on the opposite side of the source junction from the trench, the deepest portion of the heavy body extending less deeply into said semiconductor substrate than the predetermined depth of the trench, and (e) a doped well surrounding the heavy body beneath the heavy body.Type: GrantFiled: August 27, 2004Date of Patent: December 12, 2006Assignee: Fairchild Semiconductor CorporationInventors: Brian Sze-Ki Mo, Duc Chau, Steven Sapp, Izak Bencuya, Dean E. Probst
-
Patent number: 7138316Abstract: A method including forming a via dielectric layer on a semiconductor device substrate; forming a trench dielectric layer on the via dielectric layer; forming a trench through the trench dielectric layer to expose the via dielectric layer; forming a via in the via dielectric layer through the trench to expose the substrate; and forming a semiconductor material in the via and in the trench. An apparatus including a device substrate; a dielectric layer formed on a surface of the device substrate; and a device base formed on the dielectric layer including a crystalline structure derived from the device substrate.Type: GrantFiled: September 23, 2003Date of Patent: November 21, 2006Assignee: Intel CorporationInventors: Been-Yih Jin, Brian S. Doyle, Scott A. Hareland, Mark L. Doczy, Matthew V. Metz, Boyan I. Boyanov, Suman Datta, Jack T. Kavalieros, Robert S. Chau
-
Patent number: 7132333Abstract: A transistor, memory cell array and method of manufacturing a transistor are disclosed.Type: GrantFiled: September 10, 2004Date of Patent: November 7, 2006Assignee: Infineon Technologies AGInventors: Till Schloesser, Rolf Weis, Ulrike Gruening-Von Schwerin
-
Patent number: 7056793Abstract: A semiconductor device, and method for manufacturing the same, manufactured by a simpler process, compared to a conventional trench lateral power MOSFET for a withstand voltage of 80 V, having a smaller device pitch and lower on-resistance per unit area as compared with a conventional lateral power MOSFET with a withstand voltage lower than 80 V. The semiconductor device may include a shallow and narrow trench formed in a substrate with small spacing, a drift region that is an n diffusion region formed around the trench, a gate oxide film having a uniform thickness of about 0.Type: GrantFiled: July 24, 2003Date of Patent: June 6, 2006Assignee: Fuji Electric Co., Ltd.Inventor: Naoto Fujishima
-
Patent number: 7052963Abstract: A “chained implant” technique forms a body region in a trench gated transistor. In one embodiment, a succession of “chained” implants can be performed at the same dose but different energies. In other embodiments different doses and energies can be used, and particularly, more than one dose can be used in a single device. This process produces a uniform body doping concentration and a steeper concentration gradient (at the body-drain junction), with a higher total body charge for a given threshold voltage, thereby reducing the vulnerability of the device to punchthrough breakdown. Additionally, the source-body junction does not, to a first order, affect the threshold voltage of the device, as it does in DMOS devices formed with conventional diffused body processes.Type: GrantFiled: January 28, 2004Date of Patent: May 30, 2006Assignee: Advanced Analogic Technologies, Inc.Inventors: Richard K. Williams, Wayne Grabowski
-
Patent number: 7049196Abstract: A vertical gain memory cell including an n-channel metal-oxide semiconductor field-effect transistor (MOSFET) and p-channel junction field-effect transistor (JFET) transistors formed in a vertical pillar of semiconductor material is provided. The body portion of the p-channel transistor is coupled to a second source/drain region of the MOSFET which serves as the gate for the JFET. The second source/drain region of the MOSFET is additionally coupled to a charge storage node. Together the second source/drain region and charge storage node provide a bias to the body of the JFET that varies as a function of the data stored by the memory cell. A non destructive read operation is achieved. The stored charge is sensed indirectly in that the stored charge modulates the conductivity of the JFET so that the JFET has a first turn-on threshold for a stored logic “1” condition and a second turn-on threshold for a stored logic “0” condition.Type: GrantFiled: December 16, 2003Date of Patent: May 23, 2006Assignee: Micron Technology, Inc.Inventor: Wendell P. Noble
-
Patent number: 7037788Abstract: By improving profile of impurity concentration in a channel portion of an FET or an IGBT of a trench gate type, variation of threshold value is lessened, and a destruction caused by current concentration is prevented while suppressing deterioration of cut-off characteristics. An island of a base region of p-type is formed in a semiconductor substrate of n-type by carrying out high acceleration ion implantation twice followed by annealing, so that the impurity concentration profile in a channel portion changes gradually in a depth direction. Accordingly, it is possible to lessen variation of the threshold value and to reduce pinch resistance while at the same time improving sub-threshold voltage coefficient and conductance characteristics.Type: GrantFiled: February 26, 2004Date of Patent: May 2, 2006Assignee: Denso CorporationInventors: Hiroyasu Ito, Masatoshi Kato, Takafumi Arakawa
-
Patent number: 7033891Abstract: A MOSFET device for RF applications that uses a trench gate in place of the lateral gate used in lateral MOSFET devices is described. The trench gate in the devices of the invention is provided with a single, short channel for high frequency gain. The device of the invention is also provided with an asymmetric oxide in the trench gate, as well as LDD regions that lower the gate-drain capacitance for improved RF performance. Such features allow these devices to maintain the advantages of the LDMOS structure (better linearity), thereby increasing the RF power gain. The trench gate LDMOS of the invention also reduces the hot carrier effects when compared to regular LDMOS devices by reducing the peak electric field and impact ionization. Thus, the devices of the invention will have a better breakdown capability.Type: GrantFiled: October 3, 2002Date of Patent: April 25, 2006Assignee: Fairchild Semiconductor CorporationInventors: Peter H. Wilson, Steven Sapp, Neill Thornton
-
Patent number: 7005352Abstract: A trench-type lateral power MOSFET is manufactured by forming an n?-type diffusion region, which will be a drift region, on a p?-type substrate; selectively removing a part of substrate and a part of n?-type diffusion region to form trenches; forming a gate oxide film of 0.05 ?m in thickness in each trench; forming a polycrystalline silicon gate layer on gate oxide film; forming a p?-type base region and an n+-type diffusion region, which will be a source region, in the bottom of each trench; and forming an n+-type diffusion region, which will be a drain region, in the surface portion of n?-type diffusion region. The MOSFET has reduced device pitch, a reduced on-resistance per unit area and a simplified manufacturing process.Type: GrantFiled: July 21, 2004Date of Patent: February 28, 2006Assignee: Fuji Electric Co., Inc.Inventors: Naoto Fujishima, Akio Sugi, C. Andre T. Salama
-
Patent number: 6998315Abstract: Embodiments of the present invention are directed to a termination structure provided for a trench DMOS device to reduce occurrence of current leakage resulting from electric field crowding at the border of the active area and a method of manufacturing the same. In one embodiment, the termination structure for the trench DMOS device comprises a substrate of a first type conductivity and an epitaxial layer of the first type conductivity over the substrate. The epitaxial layer has a lower doping concentration than the substrate. A body region of a second type conductivity is provided within the epitaxial layer. A trench extends through the body region between an active area and an edge of the substrate. A gate oxide layer lines the trench and extends to the upper surface of the body region between the trench and the active area. A passivation layer is formed on the gate oxide layer, including sidewalls and a bottom surface of the trench.Type: GrantFiled: February 11, 2005Date of Patent: February 14, 2006Assignee: Mosel Vitelic, Inc.Inventors: Hsin-Huang Hsieh, Chiao-Shun Chuang, Su-Wen Chang, Mao-Song Tseng
-
Patent number: 6998311Abstract: Very fast integrated OPL circuits, such as pseudo-NMOS OPL and dynamic OPL, comprising CMOS gate arrays having ultra-thin vertical NMOS transistors are disclosed. The ultra-thin vertical NMOS transistors of the CMOS gate arrays are formed with relaxed silicon germanium (SiGe) body regions with graded germanium content and strained silicon channels.Type: GrantFiled: January 20, 2004Date of Patent: February 14, 2006Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Kie Y. Ahn
-
Patent number: 6977203Abstract: A method of forming a trench within a semiconductor substrate. The method comprises, for example, the following: (a) providing a semiconductor substrate; (b) providing a patterned first CVD-deposited masking material layer having a first aperture over the semiconductor substrate; (c) depositing a second CVD-deposited masking material layer over the first masking material layer; (d) etching the second masking material layer until a second aperture that is narrower than the first aperture is created in the second masking material within the first aperture; and (e) etching the semiconductor substrate through the second aperture such that a trench is formed in the semiconductor substrate. In preferred embodiments, the method of the present invention is used in the formation of trench MOSFET devices.Type: GrantFiled: November 20, 2001Date of Patent: December 20, 2005Assignee: General Semiconductor, Inc.Inventors: Fwu-Iuan Hshieh, Koon Chong So, John E. Amato, Brian D. Pratt
-
Patent number: 6972232Abstract: There is provided a method of manufacturing a high quality P-channel trench MOSFET which stably operates. In the method of manufacturing a P-channel trench MOSFET having a P-type gate electrode, the process in which BF2 ions are implanted into a polycrystalline silicon film and thereafter the heat treatment is carried out is performed plural times to thereby form the gate electrode, and it is possible to provide the P-channel trench MOSFET of high quality which stably operates.Type: GrantFiled: July 29, 2004Date of Patent: December 6, 2005Assignee: Seiko Instruments Inc.Inventor: Jun Osanai
-
Patent number: 6963108Abstract: A memory cell with reduced short channel effects is described. A trench region is formed in a semiconductor substrate. A source region and a drain region are formed on opposing sides of the trench region, wherein a bottom of the source region and a bottom of the drain region are above a floor of the trench region. A gate dielectric layer is formed in the trench region of the semiconductor substrate between the source region and the drain region. A recessed channel region is formed below the trench region, the source region and the drain region. A control gate is formed on the semiconductor substrate above the recessed channel region, wherein the control gate is separated from the recessed channel region by the gate dielectric layer.Type: GrantFiled: October 10, 2003Date of Patent: November 8, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Inkuk Kang, Hiroyuki Kinoshita, Jeff P. Erhardt, Emmanuil H. Lingunis
-
Patent number: 6960508Abstract: An object of the present invention is to provide a MOS transistor of a new structure and a method of manufacturing the same that is capable of easily fabricating a high integration density device by overcoming photolithography limitations. The object of the present invention is accomplished by a MOS transistor, including a semiconductor substrate having a projection in which the width of an upper portion thereof is larger than that of a lower portion thereof; an isolating layer formed in the middle of substrate of the projection; first and second drain regions formed within the surface of the substrate of the projection; first and second source regions formed within the surface of the substrate on both sides of the projection; a gate insulating layer formed on the entire surface of the substrate; and first and second gates formed on the gate insulating layer on both sides of the substrate of the projection.Type: GrantFiled: August 10, 2004Date of Patent: November 1, 2005Assignee: DongbuAnam Semiconductor Inc.Inventor: Kwan-Ju Koh
-
Patent number: 6953726Abstract: Disclosed is a method and structure for forming a split-gate fin-type field effect transistor (FinFET). The invention produces a split-gate fin-type field effect transistor (FinFET) that has parallel fin structures. Each of the fin structures has a source region at one end, a drain region at the other end, and a channel region in the middle portion. Back gate conductors are positioned between channel regions of alternating pairs of the fin structures and front gate conductors are positioned between channel regions of opposite alternating pairs of the fin structures. Thus, the back gate conductors and the front gate conductors are alternatively interdigitated between channel regions of the fin structures.Type: GrantFiled: December 16, 2004Date of Patent: October 11, 2005Assignee: International Business Machines CorporationInventors: Edward J. Nowak, BethAnn Rainey
-
Patent number: 6924198Abstract: A trench-gated MOSFET formed using a super self aligned (SSA) process employs an insulating layer such as a glass layer and a contact mask to define contact openings for electrical connections to source regions of the MOSFET. Use a contact mask and an intervening glass in otherwise self-aligned process reduces the coupling capacitance between source metal and the top of the embedded trench gate. A metal layer deposited to make electrical contact to source regions can be planarized, for example, ground flat using chemical-mechanical polishing to provide a flat surface to avoid formation of conductive traces that extend over the steps that the glass layer forms.Type: GrantFiled: January 28, 2004Date of Patent: August 2, 2005Assignee: Advanced Analogic Technologies, Inc.Inventors: Richard K. Williams, Wayne Grabowski
-
Patent number: 6921697Abstract: Trench MIS devices including a thick insulative layer at the bottom of the trench are disclosed, along with methods of fabricating such devices. An exemplary trench MOSFET embodiment includes a thick oxide layer at the bottom of the trench, with no appreciable change in stress in the substrate along the trench bottom. The thick insulative layer separates the trench gate from the drain region at the bottom of the trench yielding a reduced gate-to-drain capacitance making such MOSFETs suitable for high frequency applications. In an exemplary fabrication process embodiment, the thick insulative layer is deposited on the bottom of the trench. A thin insulative gate dielectric is formed on the exposed sidewall and is coupled to the thick insulative layer. A gate is formed in the remaining trench volume. The process is completed with body and source implants, passivation, and metallization.Type: GrantFiled: October 3, 2002Date of Patent: July 26, 2005Assignee: Siliconix IncorporatedInventors: Mohamed N. Darwish, Frederick P. Giles, Kam Hong Lui, Kuo-In Chen, Kyle Terrill
-
Patent number: 6921940Abstract: A MOS transistor suitable for microscopic applications and a fabrication method thereof are disclosed. The fabrication method includes forming a trench by selectively etching a semiconductor substrate; forming a channel region consisting of a silicon layer with a predetermined width in the bottom of the trench and forming a gate oxide film on the channel region; forming a SiGe film on the gate oxide film and within the trench and burying the trench; forming a gate groove with a predetermined width to expose the gate oxide film by selectively etching the SiGe film; and forming a gate electrode by forming a silicon layer on the exposed gate oxide film such that the gate groove is buried.Type: GrantFiled: December 3, 2003Date of Patent: July 26, 2005Assignee: Dongbuanam Semiconductor Inc.Inventor: Kwan-Ju Koh
-
Patent number: 6916712Abstract: An improved trench MOS-gated device comprises a monocrystalline semiconductor substrate on which is disposed a doped upper layer. The upper layer includes at an upper surface a plurality of heavily doped body regions having a first polarity and overlying a drain region. The upper layer further includes at its upper surface a plurality of heavily doped source regions having a second polarity opposite that of the body regions A gate trench extends from the upper surface of the upper layer to the drain region and separates one source region from another. The trench has a floor and sidewalls comprising a layer of dielectric material and contains a conductive gate material filled to a selected level and an isolation layer of dielectric material that overlies the gate material and substantially fills the trench. The upper surface of the overlying layer of dielectric material in the trench is thus substantially coplanar with the upper surface of the upper layer.Type: GrantFiled: November 9, 2001Date of Patent: July 12, 2005Assignee: Fairchild Semiconductor CorporationInventors: Christopher B. Kocon, Jun Zeng
-
Patent number: 6884683Abstract: A trench DMOS transistor having overvoltage protection includes a substrate of a first conductivity type and a body region of a second conductivity type formed over the substrate. At least one trench extends through the body region and the substrate. An insulating layer lines the trench and overlies the body region. A conductive electrode is deposited in the trench so that it overlies the insulating layer. A source region of the first conductivity type is formed in the body region adjacent to the trench. An undoped polysilicon layer overlies a portion of the insulating layer. A plurality of cathode regions of the first conductivity type are formed in the undoped polysilicon layer. At least one anode region is in contact with adjacent ones of the plurality of cathode regions.Type: GrantFiled: November 18, 2003Date of Patent: April 26, 2005Assignee: General Semiconductor, Inc.Inventors: Fwu-Iuan Hshieh, Koon Chong So
-
Patent number: 6875657Abstract: A process for manufacturing a trench MIS device includes depositing a conformal nitride layer in the trench; etching the nitride layer to create an exposed area at the bottom of the trench; and heating the substrate and thereby growing an oxide layer in the exposed area. This process causes the mask layer to “lift off”, creating a “bird's beak” structure. This becomes a “transition region”, where the thickness of the oxide layer decreases gradually in a direction away from the exposed area. The method further includes diffusing a dopant into the substrate, the dopant forming a PN junction with a remaining portion of said substrate, and controlling the diffusion such that the PN junction intersects the trench in the transition region. Because the thickness of the oxide layer decreases gradually, the PN junction does not need to be located at a particular point, i.e., there is a margin of error. This improves the manufacturability of the device and enhances its breakdown characteristics.Type: GrantFiled: March 26, 2002Date of Patent: April 5, 2005Assignee: Siliconix incorporatedInventors: Christiana Yue, Mohamed N. Darwish, Frederick P. Giles, Kam Hong Lui, Kuo-In Chen, Kyle Terrill, Deva N. Pattanayak
-
Patent number: 6867106Abstract: The semiconductor device comprises: a conducting layer including: a channel region; a source region and a drain region sandwiching the channel region; and a body region connected to the channel region and being adjacent to the source region and the drain region; a gate electrode formed above the channel region interposing a gate insulation film therebetween; a dummy electrode formed on the body region near the interface between at least the drain region and the body region, and electrically insulated with the gate electrode; and a body contact region formed in the body region except a region where the dummy electrode is formed. The gate electrode and the dummy electrode are electrically insulated with each other, whereby the semiconductor device having body contacts can have a gate capacitance much decreased. Accordingly, deterioration of the speed performance of the transistors can be suppressed.Type: GrantFiled: December 30, 2002Date of Patent: March 15, 2005Assignee: Fujitsu LimitedInventors: Seiichiro Yamaguchi, Mitsuaki Kai, Isao Amano
-
Patent number: 6858495Abstract: A multi-bit memory unit and fabrication method thereof. A semiconductor substrate forming a protruding semiconductor substrate is provided, an ion implantation region is formed on the semiconductor substrate beside the protruding semiconductor substrate, a spacer is formed on a sidewall of the protruding semiconductor substrate, a doped region is formed on the semiconductor substrate, and an ONO layer is conformally formed on the surface of the protruding semiconductor substrate, the spacer, the doped region, and the semiconductor substrate.Type: GrantFiled: February 4, 2003Date of Patent: February 22, 2005Assignee: Macronix International Co., Ltd.Inventor: Erh-Kun Lai
-
Patent number: 6858500Abstract: Gate electrodes of a TLPM and gate electrodes of planar devices are formed by patterning a same polysilicon layer. Drain electrode(s) and source electrode(s) of the TLPM and drain electrodes and source electrodes of the planar devices are formed by patterning a same metal layer. Therefore, the TLPM and the planar devices can be connected electrically to each other by resulting metal wiring layers and polysilicon layers without the need for performing wire bonding on a printed circuit board.Type: GrantFiled: December 31, 2002Date of Patent: February 22, 2005Assignee: Fuji Electric Co., Ltd.Inventors: Akio Sugi, Naoto Fujishima, Mutsumi Kitamura, Katsuya Tabuchi, Setsuko Wakimoto
-
Patent number: 6818939Abstract: In one embodiment, a compound semiconductor vertical FET device (11) includes a first trench (29) formed in a body of semiconductor material (13), and a second trench (34) formed within the first trench (29) to define a channel region (61). A doped gate region (59) is then formed on the sidewalls and the bottom surface of the second trench (34). Source regions (26) are formed on opposite sides of the double trench structure (28). Localized gate contact regions (79) couple individual doped gate regions (59) together. Contacts (84, 85, 87) are then formed to the localized gate contact regions (79), the source regions (26), and an opposing surface (21) of the body of semiconductor material (13). The structure provides a compound semiconductor vertical FET device (11, 41, 711, 712, 811, 812) having enhanced blocking capability and improved switching performance.Type: GrantFiled: July 18, 2003Date of Patent: November 16, 2004Assignee: Semiconductor Components Industries, L.L.C.Inventor: Peyman Hadizad
-
Publication number: 20040214397Abstract: A trench type power MOSFET has a thin vertical gate oxide along its side walls and a thickened oxide with a rounded bottom at the bottom of the trench to provide a low RDSON and increased VDSMAX and VGSMAX and a reduced Miller capacitance. The walls of the trench are first lined with nitride to permit the growth of the thick bottom oxide to, for example 1000 Å to 1400 Å and the nitride is subsequently removed and a thin oxide, for example 320 Å is regrown on the side walls. In another embodiment, the trench bottom in amorphized and the trench walls are left as single crystal silicon so that oxide can be grown much faster and thicker on the trench bottom than on the trench walls during an oxide growth step. A reduced channel length of about 0.7 microns is used. The source diffusion is made deeper than the implant damage depth so that the full 0.7 micron channel is along undamaged silicon.Type: ApplicationFiled: May 13, 2004Publication date: October 28, 2004Applicant: International Rectifier CorporationInventor: Naresh Thapar
-
Patent number: 6803281Abstract: In a method of fabricating a semiconductor device having a MISFET of trench gate structure, a trench is formed from a major surface of a semiconductor layer of first conductivity type which serves as a drain region, in a depth direction of the semiconductor layer, a gate insulating film including a thermal oxide film and a deposited film is formed over the internal surface of the trench, and after a gate electrode has been formed in the trench, impurities are introduced into the semiconductor substrate of first conductivity type to form a semiconductor region of second conductivity type which serves as a channel forming region, and impurities are introduced into the semiconductor region of second conductivity type to form the semiconductor region of first conductivity type which serves as a source region.Type: GrantFiled: February 25, 2004Date of Patent: October 12, 2004Assignees: Renesas Technology Corp., Hitachi ULSI Systems Co., Ltd.Inventors: Sumito Numazawa, Yoshito Nakazawa, Masayoshi Kobayashi, Satoshi Kudo, Yasuo Imai, Sakae Kubo, Takashi Shigematsu, Akihiro Ohnishi, Kozo Uesawa, Kentaro Oishi
-
Publication number: 20040191996Abstract: A method for manufacturing a semiconductor device including the steps of: forming a hole having a predetermined depth in a semiconductor layer of a first conductivity type in correspondence with a drain region, the semiconductor layer being formed on a semiconductor substrate; forming a diffusion source layer containing impurities of a second conductivity type different from the first conductivity type in the hole; forming a source region of the first conductivity type in a region shallower than the depth of the hole in the semiconductor layer; forming a channel region of the second conductivity type to be disposed between the drain region and the source region in a region deeper than the depth of the source region in the semiconductor layer; and heating the semiconductor substrate to a first temperature after completing the diffusion source layer forming step to diffuse the impurities of the second conductivity type from the diffusion source layer into the channel region, thereby forming a low resistance regType: ApplicationFiled: March 26, 2004Publication date: September 30, 2004Inventor: Masaru Takaishi
-
Publication number: 20040191994Abstract: A “chained implant” technique forms a body region in a trench gated transistor. In one embodiment, a succession of “chained” implants can be performed at the same dose but different energies. In other embodiments different doses and energies can be used, and particularly, more than one dose can be used in a single device. This process produces a uniform body doping concentration and a steeper concentration gradient (at the body-drain junction), with a higher total body charge for a given threshold voltage, thereby reducing the vulnerability of the device to punchthrough breakdown. Additionally, the source-body junction does not, to a first order, affect the threshold voltage of the device, as it does in DMOS devices formed with conventional diffused body processes.Type: ApplicationFiled: January 28, 2004Publication date: September 30, 2004Applicant: Advanced Analogic Technologies, Inc.Inventors: Richard K. Williams, Wayne Grabowski
-
Publication number: 20040185622Abstract: A trench-gated MOSFET formed using a super self aligned (SSA) process employs an insulating layer such as a glass layer and a contact mask to define contact openings for electrical connections to source regions of the MOSFET. Use a contact mask and an intervening glass in otherwise self-aligned process reduces the coupling capacitance between source metal and the top of the embedded trench gate. A metal layer deposited to make electrical contact to source regions can be planarized, for example, ground flat using chemical-mechanical polishing to provide a flat surface to avoid formation of conductive traces that extend over the steps that the glass layer forms.Type: ApplicationFiled: January 28, 2004Publication date: September 23, 2004Applicant: Advanced Analogic Technologies, Inc.Inventors: Richard K. Williams, Wayne Grabowski
-
Publication number: 20040175889Abstract: A high density trench power MOSFET is described in the present invention. The power-MOSFET has a substrate, first and second epi-layers sequentially formed over the substrate and a trench type gate electrode. A silicon nitride layer is formed over the gate electrode to prevent an electrical connecting between the gate electrode and the metal layer formed in a later process.Type: ApplicationFiled: May 6, 2003Publication date: September 9, 2004Inventors: Lin-Chung Huang, Keh-Yuh Yu
-
Publication number: 20040166636Abstract: A trench MIS device includes a thick dielectric layer at the bottom of the trench. The thick dielectric layer can be formed by the deposition or thermal growth of a dielectric material, such as silicon dioxide, on the bottom portion of the trench. The thick dielectric layer, which reduces the capacitance between the drain and gate of the device, can be formed in both the active areas of the device, where the switching function is performed, and in the inactive areas where, among other things, contacts are made to the gate electrode.Type: ApplicationFiled: November 25, 2003Publication date: August 26, 2004Applicant: Siliconix incorporatedInventor: Mohamed N. Darwish
-
Publication number: 20040147078Abstract: A semiconductor device, and method for manufacturing the same, manufactured by a simpler process, compared to a conventional trench lateral power MOSFET for a withstand voltage of 80 V, having a smaller device pitch and lower on-resistance per unit area as compared with a conventional lateral power MOSFET with a withstand voltage lower than 80 V. The semiconductor device may include a shallow and narrow trench formed in a substrate with small spacing, a drift region that is an n diffusion region formed around the trench, a gate oxide film having a uniform thickness of about 0.Type: ApplicationFiled: July 24, 2003Publication date: July 29, 2004Applicant: FUJI ELECTRIC CO., LTD.Inventor: Naoto Fujishima
-
Patent number: 6764906Abstract: A trench MOSFET is formed in a structure which includes a P-type epitaxial layer overlying an N+ substrate. A trench is formed in the epitaxial layer. A deep implanted N layer is formed below the trench at the interface between the substrate and the epitaxial layer, and N-type dopant is implant through the bottom of the trench to form an N region in the epitaxial layer below the trench but above and separated from the deep N layer. The structure is heated to cause the N layer to diffuse upward and the N region to diffuse downward. The diffusions merge to form a continuous N-type drain-drift region extending from the bottom of the trench to the substrate. Alternatively, the drain-drift region may be formed by implanting N-type dopant through the bottom of the trench at different energies, creating a stack of N-type regions that extend from the bottom of the trench to the substrate.Type: GrantFiled: December 12, 2002Date of Patent: July 20, 2004Assignee: Siliconix incorporatedInventor: Mohamed N. Darwish
-
Patent number: 6762080Abstract: In a method of manufacturing a semiconductor element (6) having a cathode (3) and an anode (5), the starting material used is a relatively thick wafer (1) to which, as a first step, a barrier region (21) is added on the anode side. It is then treated on the cathode side, and the thickness of the wafer (1) is then reduced on the side opposite to the cathode (3), and an anode (5) is produced on this side in a further step. The result is a relatively thin semiconductor element which can be produced economically and without epitaxial layers.Type: GrantFiled: August 21, 2002Date of Patent: July 13, 2004Assignee: ABB Schweiz Holding AGInventor: Stefan Linder