Including Passive Device (e.g., Resistor, Capacitor, Etc.) Patents (Class 438/329)
-
Patent number: 7883947Abstract: Methods for fabricating and testing integrated circuit devices and systems. The integrated circuit device generally includes two semiconductor dies. The first die has little or no I/O or ESD protection, and the second die includes at least one exposed terminal in electrical communication with one or more terminals on the first die, at least one I/O circuit in electrical communication with one or more terminals on the second die, and at least one I/O terminal in electrical communication with the I/O circuit(s). The method of forming an integrated circuit includes aligning at least one of the exposed terminals on the first die with at least one of the exposed terminals on the second die, and forming at least one electrical junction between them such that the exposed terminal(s) on the first die is/are in electrical communication with an I/O circuit and an I/O terminal on the second die.Type: GrantFiled: August 17, 2010Date of Patent: February 8, 2011Assignee: Marvell International Ltd.Inventors: Chuan-Cheng Cheng, Choy Hing Li, Shiann-Ming Liou
-
Patent number: 7875498Abstract: A chip module is disclosed. It includes a circuit substrate, a semiconductor die comprising a power transistor mounted on the circuit substrate, and a passive electronic component. The passive electronic component is in electrical communication with the semiconductor die, and is in thermal communication with the semiconductor die.Type: GrantFiled: December 14, 2009Date of Patent: January 25, 2011Assignee: Fairchild Semiconductor CorporationInventors: Alan Elbanhawy, Benny Tjia
-
Patent number: 7875526Abstract: A semiconductor device includes a semiconductor substrate divided into a cell array region, a core region, and a peripheral region. Bit lines are formed in the respective regions. Storage node contact plugs are formed in the cell array region, and blocking patterns are simultaneously formed around the bit lines of the core region and the peripheral region. Capacitors are formed in the cell array region to come into contact with the storage node contact plugs, and metal contact plugs are formed to come into contact with the capacitors of the cell array region and the bit lines of the core region and the peripheral region. In the semiconductor device, even if the metal contact plugs are not aligned with the bit lines, the blocking pattern works to stabilize the contact between the metal contact plugs and the bit lines.Type: GrantFiled: May 19, 2010Date of Patent: January 25, 2011Assignee: Hynix Semiconductor Inc.Inventor: Dong Chul Koo
-
Patent number: 7858465Abstract: A semiconductor device according to an embodiment of the present invention includes: a transistor including, a gate insulator formed of an insulating layer deposited on a substrate, and a gate electrode formed of an electrode layer deposited on the insulating layer; a capacitor including, a first capacitor electrode formed of the electrode layer, a first capacitor insulator formed on the first capacitor electrode, a second capacitor electrode formed on the first capacitor insulator, a second capacitor insulator formed on the second capacitor electrode, and a third capacitor electrode formed on the second capacitor insulator; and line patterns which are in contact with a contact plug for the transistor, a contact plug for the first capacitor electrode, a contact plug for the second capacitor electrode, and the third capacitor electrode.Type: GrantFiled: February 14, 2008Date of Patent: December 28, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Toshiaki Komukai, Hideaki Harakawa
-
Publication number: 20100308296Abstract: A self-aligned vertical heater element is deposited directly on the silicide of a selection device, and a phase change chalcogenide material is deposited directly on the vertical heater element. The fabrication process allows for self-alignment between the chalcogenide line and vertical heater element. In an embodiment, the vertical heater element is L-shaped, having a vertical wall along the wordline direction and a horizontal base. The vertical wall and the horizontal base may have the same thickness.Type: ApplicationFiled: June 9, 2009Publication date: December 9, 2010Inventors: Agostino Pirovano, Giorgio Servalli, Fabio Pellizzer, Andrea Redaelli
-
Publication number: 20100283123Abstract: A bipolar junction transistor (BJT) integrated with a PIP capacitor includes a substrate including a bipolarjunction transistor region and a PIP capacitor region, a bipolar junction transistor disposed in the bipolar junction transistor region and extending an isolation layer to the PIP capacitor region and a base poly layer disposed on the isolation layer, and a PIP capacitor disposed in the PIP capacitor region and including a lower poly layer, the isolation layer and the base poly layer to selectively form a PIP capacitor.Type: ApplicationFiled: May 7, 2009Publication date: November 11, 2010Inventor: Jian-Bin Shiu
-
Patent number: 7829426Abstract: A semiconductor component that includes an integrated passive device and method for manufacturing the semiconductor component. Vertically integrated passive devices are manufactured above a substrate. In accordance with one embodiment, a resistor is manufactured in a first level above a substrate, a capacitor is manufactured in a second level that is vertically above the first level, and a copper inductor is manufactured in a third level that is vertically above the second level. The capacitor has aluminum plates. In accordance with another embodiment, a resistor is manufactured in a first level above a substrate, a copper inductor is manufactured in a second level that is vertically above the first level, and a capacitor is manufactured in a third level that is vertically above the second level. The capacitor may have aluminum plates or a portion of the copper inductor may serve as one of its plates.Type: GrantFiled: August 27, 2009Date of Patent: November 9, 2010Assignee: Semiconductor Components Industries, L.L.C.Inventors: Peter A. Burke, Sallie Hose, Sudhama C. Shastri
-
Publication number: 20100252910Abstract: In a conventional semiconductor device, part of a dielectric film of a capacitive element is removed when photoresist is peeled off, and this causes problems of variation in capacitance value of the capacitive element and deterioration of breakdown voltage characteristics. In a semiconductor device according to the present invention, a silicon nitride film serving as a dielectric film is formed on the top face of a lower electrode of a capacitive element, and an upper electrode is formed on the top face of the silicon nitride film. The upper electrode is formed of a laminated structure having a silicon film and a polysilicon film protecting the silicon nitride film. This structure prevents part of the silicon nitride film from being removed when, for example, photoresist is peeled off, thereby preventing variation in capacitance value of the capacitive element and deterioration of the breakdown voltage characteristics.Type: ApplicationFiled: April 7, 2010Publication date: October 7, 2010Applicants: SANYO Electric Co., Ltd., SANYO Semiconductor Co., Ltd.Inventors: Reiki FUJIMORI, Mitsuru Soma
-
Patent number: 7808074Abstract: A leadframe includes at least one lead extending from an integrated circuit and terminating at a connector pin. The lead includes multiple predefined bases to connect to one or more components external to the integrated circuit.Type: GrantFiled: July 8, 2005Date of Patent: October 5, 2010Assignee: Infineon Technologies AGInventor: Peter Knittl
-
Patent number: 7785977Abstract: A thin film capacitor including a substrate, a capacitor portion having an upper conductor, a lower conductor, and a dielectric thin film, and a resin protective layer for protecting the capacitor portion. A barrier layer is interposed between the capacitor portion and the resin protective layer. The barrier layer includes a crystalline dielectric barrier layer formed in contact with the capacitor portion and having the same composition system as the dielectric thin film, and an amorphous inorganic barrier layer formed on the surface of the crystalline dielectric barrier layer and composed of silicon nitride having non-conductivity. The inorganic barrier layer prevents deterioration in the properties of the dielectric thin film by blocking diffusion of the constituent elements of the inorganic barrier layer toward the capacitor portion.Type: GrantFiled: January 20, 2010Date of Patent: August 31, 2010Assignee: Murata Manufacturing Co., Ltd.Inventors: Masanobu Nomura, Yutaka Takeshima, Atsushi Sakurai
-
Patent number: 7781864Abstract: A capacitor includes a first lower metal layer and an insulating layer on a lower interlayer dielectric layer of a semiconductor substrate; a first upper metal layer aligned on the insulating layer to partially expose it; a first capping layer and an upper interlayer dielectric layer on the insulating layer including the first upper metal layer; a second lower metal layer connected to the first upper metal layer through the upper interlayer dielectric layer and the first capping layer; a second capping layer aligned on the upper interlayer dielectric layer including the second lower metal layer and formed with a hole for partially exposing the second lower metal layer; a pad aligned on the second capping layer and connected to the second lower metal layer; a protective layer on the second capping layer; and a second upper metal layer aligned on the second capping layer.Type: GrantFiled: December 9, 2008Date of Patent: August 24, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Myung-Il Kang
-
Patent number: 7776671Abstract: The inductor for a semiconductor device comprises a first interlayer dielectric formed on a top of a silicon substrate, at least one first metal wire formed on a top of the first interlayer dielectric, a second interlayer dielectric formed on a top of the first interlayer dielectric to cover the first metal wire, at least one second metal wire formed on a top of the second interlayer dielectric and connected to the first metal wire, and an upper protective film formed on the top of the second interlayer dielectric to cover the second metal wire, wherein the first and second metal wires are alternately arranged and are formed in a spiral structure.Type: GrantFiled: December 27, 2006Date of Patent: August 17, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Nam Joo Kim
-
Patent number: 7754558Abstract: An electrical resistance is produced in a semiconductor device by first providing a semiconductor resistor structure that includes a semiconductor resistor having formed thereon a native oxide layer. A portion of the native oxide layer that overlies a corresponding top surface portion of the semiconductor resistor is removed, in order to expose the top surface portion of the semiconductor resistor. Metal is deposited on the exposed top surface portion of the semiconductor resistor. A chemical reaction is effectuated in order to reduce the likelihood of metal reacting with the underlying silicon on any portion of the semiconductor resistor other than the top surface portion thereof. The chemical reaction can be an oxidation reaction that produces on the semiconductor resistor structure an oxide layer other than the native oxide layer and substantially thicker than the native oxide layer.Type: GrantFiled: August 3, 2005Date of Patent: July 13, 2010Assignee: National Semiconductor CorporationInventors: Reshmi Mitra, Scott Ruby, Sergai Drizlikh, Thomas Francis, Robert Tracy
-
Patent number: 7741187Abstract: Large tuning range junction varactor includes first and second junction capacitors coupled in parallel between first and second varactor terminals. First and second plates of the capacitors are formed by three alternating doped regions in a substrate. The second and third doped regions are of the same type sandwiching the first doped region of the second type. A first varactor terminal is coupled to the second and third doped regions and a second varactor terminal is coupled to the first doped region. At the interfaces of the doped regions are first and second depletion regions, the widths of which can be varied by varying the voltage across the terminals from zero to full reverse bias. At zero bias condition, junction capacitance (Cmax) is enhanced due to summation of two junction capacitances in parallel. At reverse bias condition, with the merging of the two junction depletion widths, the capacitor areas are drastically reduced, thereby reducing Cmin significantly.Type: GrantFiled: September 20, 2007Date of Patent: June 22, 2010Assignee: Chartered Semiconductor Manufacturing, Ltd.Inventor: Manju Sarkar
-
Patent number: 7736962Abstract: A junction field effect transistor comprises an insulating layer formed in a substrate. A source region of a first conductivity type is formed on the insulating layer, and a drain region of the first conductivity type is formed on the insulating layer and spaced apart from the drain region. A channel region of the first conductivity type is located between the source region and the drain region and formed on the insulating layer. A gate region of the second conductivity type surrounds all surfaces of a length of the channel region such that the channel region is embedded within the gate region.Type: GrantFiled: January 7, 2009Date of Patent: June 15, 2010Assignee: SuVolta, Inc.Inventor: Kiyoshi Mori
-
Patent number: 7704871Abstract: An integrated circuit structure including multiple thin film resistors having different sheet resistances and TCRs includes a first oxide layer (2) formed on a semiconductor substrate (1), a first thin film resistor (3) disposed on the first oxide layer (2), and a second oxide layer (14) disposed over the first oxide layer (2) and first thin film resistor (3). A second thin film resistor (15) is formed on the second oxide layer (14) and a third oxide layer (16) is formed over the second thin film resistor (15) and the second oxide layer (14). Interconnect metallization elements (12A,B & 22A,B) disposed on at least one of the second (14) and third (16) oxide layers electrically contact the circuit element (4), terminals of the first thin film resistor (3), and terminals of the second thin film resistor (15), respectively, through corresponding contact openings through at least one of the second (14) and third (16) oxide layers.Type: GrantFiled: January 18, 2008Date of Patent: April 27, 2010Assignee: Texas Instruments IncorporatedInventor: Eric W Beach
-
Patent number: 7700999Abstract: An integrated circuit device has a base area defining a longitudinal axis. Four in-line transistors, which are NMOS transistors in exemplary embodiments, are each centered on the longitudinal axis. Two off-set transistors, which are PMOS transistors in exemplary embodiments, are off-set to first and second sides of the longitudinal axis, respectively.Type: GrantFiled: July 5, 2007Date of Patent: April 20, 2010Assignee: Infineon Technologies AGInventor: Thomas Schulz
-
Patent number: 7652347Abstract: A semiconductor package includes a base substrate on which a semiconductor chip is placed so that a first surface thereof faces the base substrate. A circuit section is formed adjacent to the first surface. An insulation layer is formed on a second surface of the semiconductor chip which faces away from the first surface. Passive elements are formed on the insulation layer. Via patterns are formed to pass through the insulation layer and are connected to the passive elements. Via wirings are formed to pass through the semiconductor chip and connected to the circuit section, the via patterns and the base substrate. Outside connection terminals are attached to a first surface of the base substrate, which face away from a second surface of the base substrate on which the semiconductor chip is placed.Type: GrantFiled: December 29, 2006Date of Patent: January 26, 2010Assignee: Hynix Semiconductor Inc.Inventor: Seung Taek Yang
-
Patent number: 7642154Abstract: A biCMOS device including a bipolar transistor and a Polysilicon/Insulator/Polysilicon (PIP) capacitor is disclosed. A biCMOS device may have a relatively low series resistance at a bipolar transistor. A bipolar transistor may have a desirable amplification rate.Type: GrantFiled: October 27, 2006Date of Patent: January 5, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Kwang Young Ko
-
Patent number: 7638405Abstract: In one embodiment, a high voltage element is formed overlying a doped semiconductor region that can be depleted during the operation of the high voltage element.Type: GrantFiled: October 26, 2007Date of Patent: December 29, 2009Assignee: Semiconductor Components Industries, LLCInventors: Jefferson W. Hall, Mohammed Tanvir Quddus
-
Patent number: 7629667Abstract: An issue of reducing a product manufacture unit cost exists in wireless IC chips which are required to be disposable because the wireless IC chips circulate in a massive scale and require a very high collection cost. It is possible to increase the communication distance of a wireless IC chip with an on-chip antenna simply contrived for reduction of the production unit cost by increasing the size of the antenna mounted on a wireless IC chip or by increasing the output power of a reader as in a conventional way. However, because of the circumstances of the applications used and the read accuracy of the reader, the antenna cannot be mounted on a very small chip in an in-chip antenna form. When an AC magnetic field is applied to an on-chip antenna from outside, eddy current is produced in principle because the semiconductor substrate is conductive. It has been fount that the thickness of the substrate can be used as a design parameter because of the eddy current.Type: GrantFiled: August 28, 2003Date of Patent: December 8, 2009Assignee: Hitachi, Ltd.Inventor: Mitsuo Usami
-
Patent number: 7585723Abstract: A method for fabricating a semiconductor device includes forming an insulation structure over a substrate structure including contact plugs, etching the insulation structure to form opening regions each of which has a lower opening portion having a critical dimension wider than an upper opening portion, and forming a conductive layer contacting the contact plugs inside the opening regions.Type: GrantFiled: February 13, 2007Date of Patent: September 8, 2009Assignee: Hynix Semiconductor IncInventor: Ky-Hyun Han
-
Patent number: 7579251Abstract: A circuit substrate includes a passive element and an interconnection pattern, wherein any of the passive element and the interconnection pattern is formed by an aerosol deposition process that uses aerosol of a fine particle material.Type: GrantFiled: April 8, 2004Date of Patent: August 25, 2009Assignees: Fujitsu Limited, National Institute of Advanced Industrial Science And TechnologyInventors: Yoshihiko Imanaka, Jun Akedo, Maxim Lebedev
-
Patent number: 7572710Abstract: The invention comprises methods of forming a conductive contact to a source/drain region of a field effect transistor, and methods of forming local interconnects. In one implementation, a method of forming a conductive contact to a source/drain region of a field effect transistor includes providing gate dielectric material intermediate a transistor gate and a channel region of a field effect transistor. At least some of the gate dielectric material extends to be received over at least one source/drain region of the field effect transistor. The gate dielectric material received over the one source/drain region is exposed to conditions effective to change it from being electrically insulative to being electrically conductive and in conductive contact with the one source/drain region. Other aspects and implementations are contemplated.Type: GrantFiled: September 21, 2006Date of Patent: August 11, 2009Assignee: Micron Technology, Inc.Inventors: Cem Basceri, Gurtej S. Sandhu, H. Montgomery Manning
-
Patent number: 7531405Abstract: A polycrystalline dielectric layer is formed wherein the dielectric layer comprises a first dielectric material containing an oxide or nitride and a second material contributing to less than 1% in weight to the dielectric layer, forming a non-conductive oxide or nitride having an enthalpy lower than the enthalpy of the first dielectric material such that a leakage current along grain boundaries of the first dielectric material is reduced.Type: GrantFiled: February 28, 2005Date of Patent: May 12, 2009Assignee: Qimonds AGInventors: Andreas Spitzer, Elke Erben
-
Patent number: 7531416Abstract: Thick-film capacitors are formed on ceramic interconnect substrates having high capacitance densities and other desirable electrical and physical properties. The capacitor dielectrics are fired at high temperatures.Type: GrantFiled: December 21, 2005Date of Patent: May 12, 2009Assignee: E. I. du Pont de Nemours and CompanyInventors: Daniel Irwin Amey, Jr., William J. Borland
-
Patent number: 7494889Abstract: An interposer for assembly with a semiconductor die and methods of manufacture are disclosed. The interposer may include at least one passive element at least partially defined by at least one recess formed in at least one dielectric layer of the interposer. The at least one recess may have dimensions selected for forming the passive element with an intended magnitude of at least one electrical property. At least one recess may be formed by removing at least a portion of at least one dielectric layer of an interposer. The at least one recess may be at least partially filled with a conductive material. For instance, moving, by way of squeegee, or injection of a conductive material at least partially within the at least one recess, is disclosed. Optionally, vibration of the conductive material may be employed. A wafer-scale interposer and a system including at least one interposer are disclosed.Type: GrantFiled: August 19, 2004Date of Patent: February 24, 2009Assignee: Micron Technology, Inc.Inventor: Teck Kheng Lee
-
Patent number: 7488665Abstract: Structurally-stable, tall capacitors having unique three-dimensional architectures for semiconductor devices are disclosed. The capacitors include monolithically-fabricated upright microstructures, i.e., those having large height/width (H/W) ratios, which are mechanical reinforcement against shear forces and the like, by a brace layer that transversely extends between lateral sides of at least two of the free-standing microstructures. The brace layer is formed as a microbridge type structure spanning between the upper ends of the two or more microstructures.Type: GrantFiled: October 27, 2004Date of Patent: February 10, 2009Assignee: Micron Technology, Inc.Inventors: Vishnu K. Agarwal, Gurtej Sandhu
-
Patent number: 7459761Abstract: The present invention extends the above referenced continuation-in-part application by in addition creating high quality electrical components, such as inductors, capacitors or resistors, on a layer of passivation or on the surface of a thick layer of polymer. In addition, the process of the invention provides a method for mounting discrete electrical components at a significant distance removed from the underlying silicon surface.Type: GrantFiled: March 29, 2005Date of Patent: December 2, 2008Assignee: Megica CorporationInventor: Mou-Shiung Lin
-
Patent number: 7456484Abstract: A semiconductor device includes: a semiconductor substrate having first and second semiconductor layers; an IGBT having a collector region, a base region in the first semiconductor layer, an emitter region in the base region, and a channel region in the base region between the emitter region and the first semiconductor layer; a diode having an anode region in the first semiconductor layer and a cathode electrode on the first semiconductor layer; and a resistive region. The collector region and the second semiconductor layer are disposed on the first semiconductor layer. The resistive region for increasing a resistance of the second semiconductor layer is disposed in a current path between the channel region and the cathode electrode through the first semiconductor layer and the second semiconductor layer with bypassing the collector region.Type: GrantFiled: January 3, 2007Date of Patent: November 25, 2008Assignee: Denso CorporationInventors: Yoshihiko Ozeki, Norihito Tokura, Yukio Tsuzuki
-
Patent number: 7446011Abstract: A cell array is formed by a plurality of cells each including a selection bipolar transistor and a storage component. The cell array is formed in a body including a common collector region of P type; a plurality of base regions of N type, overlying the common collector region; a plurality of emitter regions of P type formed in the base regions; and a plurality of base contact regions of N type and a higher doping level than the base regions, formed in the base regions, wherein each base region is shared by at least two adjacent bipolar transistors.Type: GrantFiled: October 19, 2006Date of Patent: November 4, 2008Inventors: Fabio Pellizzer, Giulio Casagrande, Roberto Bez
-
Patent number: 7446014Abstract: A method is provided for forming a NanoElectroChemical (NEC) cell. The method provides a bottom electrode with a top surface. Nanowire shells are formed. Each nanowire shell has a nanowire and a sleeve, with the nanowire connected to the bottom electrode top surface. A top electrode is formed overlying the nanowire shells. A main cavity is formed between the top electrode and bottom electrodes, partially displaced by a first plurality of nanowire shells. Electrolyte cavities are formed between the sleeves and nanowires by etching the first sacrificial layer. In one aspect, electrolyte cavities are formed between the bottom electrode top surface and a shell coating layer joining the sleeve bottom openings. Then, the main and electrolyte cavities are filled with either a liquid or gas phase electrolyte. In a different aspect, the first sacrificial layer is a solid phase electrolyte that is not etched away.Type: GrantFiled: October 12, 2006Date of Patent: November 4, 2008Assignee: Sharp Laboratories of America, Inc.Inventors: Fengyan Zhang, David R. Evans, Sheng Teng Hsu
-
Patent number: 7416904Abstract: A fabrication method for forming a semiconductor device having a capacitor is provided. A capacitor dielectric layer is formed by depositing a first layer and a second layer. The second layer is a major portion of the capacitor dielectric layer. The first layer acts as a seed layer, while the second layer is expitaxially grown. The material of the second layer as deposited is partially crystal. Nuclear generation and crystal growth occur separately so that the crystalline characteristic of the capacitor dielectric layer and the capacitance characteristic of the capacitor are enhanced. Moreover, the capacitor dielectric layer is crystallized at a relatively low temperature or for a relatively short time, thereby reducing leakage current as well as reducing deformation in the lower electrode. Optionally, The material of the second layer as deposited is not partially crystal but amorphous.Type: GrantFiled: November 12, 2002Date of Patent: August 26, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hyoung Choi, Cha-Young Yoo, Suk-Jin Chung, Wan-Don Kim
-
Patent number: 7413994Abstract: The present invention provides a photoresist removal process and a method for manufacturing an interconnect using the same. One embodiment of the photoresist removal process includes, among other steps, providing a low dielectric constant (k) substrate having a photoresist layer located thereover, and removing the photoresist layer using a plasma which incorporates a gas which includes hydrogen or deuterium and a small amount of oxygen less than about 20 volume percent of the gas. Another embodiment of the photoresist removal process includes, among other steps, providing a low dielectric constant (k) substrate having a photoresist layer located thereover, removing a bulk portion of the photoresist layer using a plasma which incorporates a gas which includes hydrogen or deuterium, and removing a small portion of the photoresist layer using a plasma which incorporates a gas which includes oxygen, wherein the order of the two removing steps is interchangeable.Type: GrantFiled: June 8, 2005Date of Patent: August 19, 2008Assignee: Texas Instruments IncorporatedInventors: Patricia Beauregard Smith, Laura M. Matz, Vinay Shah
-
Publication number: 20080079115Abstract: An electronic device can include an inductor overlying a shock-absorbing layer. In one aspect, the electronic device can include a substrate, an interconnect level overlying the substrate, and the shock-absorbing layer overlying the interconnect level. The inductor can include conductive traces and looped wires. The conductive traces can be attached to the conductive traces over the shock-absorbing layer. In another aspect, a process can be used to form the electronic device including the inductor. In still another aspect, an electronic device can a toroidal-shaped inductor that includes linear inductor segments that are connected in series.Type: ApplicationFiled: September 29, 2006Publication date: April 3, 2008Applicant: Freescale Semiconductor, Inc.Inventor: James Jen-Ho Wang
-
Patent number: 7341919Abstract: A capacitor element configured to mount a semiconductor element thereon includes a base. A capacitor part is provided on the base. The base is made of a resin whose coefficient of linear expansion is adjusted in accordance with a coefficient of linear expansion of the semiconductor element mounted on the capacitor element.Type: GrantFiled: September 14, 2005Date of Patent: March 11, 2008Assignee: Shinko Electric Industries Co., Ltd.Inventors: Tomoo Yamasaki, Akio Rokugawa
-
Publication number: 20080042236Abstract: An integrated circuit system that includes: forming a substrate with an active region; depositing a material over the substrate to act as an etch stop and define a source and a drain; depositing a first dielectric over the substrate; processing the first dielectric to form features within the first dielectric including a shield; and depositing fill within the features to electrically connect the shield to the source of the active region by a single process stepType: ApplicationFiled: August 18, 2006Publication date: February 21, 2008Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventor: Xavier SEAH Teo Leng
-
Patent number: 7314780Abstract: A semiconductor package, provided with a multilayer interconnect structure, for mounting a semiconductor chip on its top surface, wherein a topmost stacked structure of the multilayer interconnect structure includes a capacitor structure, the capacitor structure having a dielectric layer comprised of a mixed electrodeposited layer of high dielectric constant inorganic filler and insulating resin and including chip connection pads for directly connecting top electrodes and bottom electrodes with electrodes of the semiconductor chip, whereby greater freedom in design of interconnect patterns can be secured, the degree of proximity of the capacitor and semiconductor chip can be greatly improved, and the package can be made smaller and lighter in weight, a method of production of the same, and a semiconductor device using this semiconductor package.Type: GrantFiled: June 7, 2005Date of Patent: January 1, 2008Assignee: Shinko Electric Industries Co., Ltd.Inventors: Noriyoshi Shimizu, Akio Rokugawa, Takahiro Iijima
-
Patent number: 7314786Abstract: A metal resistor and resistor material and method of forming the metal resistor are disclosed. The metal resistor may include an infused metal selected from the group consisting of: copper (Cu) infused with at least one of silicon (Si), nitrogen (N2), carbon (C), tantalum (Ta), titanium (Ti) and tungsten (W), and aluminum infused with at least one of silicon (Si), nitrogen (N2), carbon (C), tantalum (Ta), titanium (Ti) and tungsten (W). The method is less complex than conventional processes, allows control of the resistance by the amount of infusion material infused, and is compatible with conventional BEOL processes.Type: GrantFiled: June 16, 2006Date of Patent: January 1, 2008Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Kaushik Chanda, Shyng-Tsong Chen
-
Patent number: 7306999Abstract: In one embodiment, a high voltage element is formed overlying a doped semiconductor region that can be depleted during the operation of the high voltage element.Type: GrantFiled: January 25, 2005Date of Patent: December 11, 2007Assignee: Semiconductor Components Industries, L.L.C.Inventors: Jefferson W. Hall, Mohammed Tanvir Quddus
-
Publication number: 20070275533Abstract: The present invention relates to a device structure that comprises a substrate with front and back surfaces, and at least one semiconductor device with a first conductive structure located in the substrate and a second conductive structure located thereover. A first conductive contact is located over the front surface of the substrate and laterally offset from the first conductive structure. The first conductive contact is electrically connected to the first conductive structure by a conductive path that extends: (1) from the first conductive structure through the substrate to the back surface, (2) across the back surface, and (3) from the back surface through the substrate to the first conductive contact on the front surface. Further, a second conductive contact is located over the front surface and is electrically connected to the second conductive structure. The conductive path can be formed by lithography and etching followed by metal deposition.Type: ApplicationFiled: May 25, 2006Publication date: November 29, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kunal Vaed, Jae-Sung Rieh, Richard P. Volant, Francois Pagette
-
Patent number: 7288826Abstract: The bottom side of an N type silicon substrate is connected to a power supply terminal, a second P type epitaxial layer is formed on all sides of the N type silicon substrate, and a device forming portion is provided on the second P type epitaxial layer. A first P type epitaxial layer and an interlayer insulating film are provided on the device forming portion and an N well and a P well are formed on the top surface of the first P type epitaxial layer. The second P type epitaxial layer is connected to a ground terminal via the first P type epitaxial layer, the P well, a p+ diffusion region, a via and a wire. Accordingly, a pn junction is formed at the interface between the second P type epitaxial layer and the N type silicon substrate.Type: GrantFiled: October 17, 2003Date of Patent: October 30, 2007Assignee: NEC Electronics CorporationInventors: Masayuki Furumiya, Hiroaki Ohkubo, Yasutaka Nakashiba
-
Patent number: 7276420Abstract: An impedance matching network is integrated on a first die and coupled to a second die, with the first and second dies mounted on a conductive back plate. The impedance matching network comprises a first inductor bridging between the first and second dies, a second inductor coupled to the first inductor and disposed on the first die, and a metal-insulator-metal (MIM) capacitor disposed on the first die. The MIM capacitor has a first metal layer coupled to the second inductor, and a second metal layer grounded to the conductive back plate. A method for manufacturing the integrated impedance matching network comprises the steps of forming an inductor on a die, forming a capacitor on the die, coupling the capacitor to the inductor, coupling the die bottom surface and the capacitor to a conductive plate, and coupling the inductor to another inductor that bridges between the die and another die.Type: GrantFiled: July 11, 2005Date of Patent: October 2, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Lianjun Liu, Qiang Li, Melvy F. Miller, Sergio P. Pacheco
-
Patent number: 7271051Abstract: The invention includes semiconductor constructions, and also includes methods of forming pluralities of capacitor devices. An exemplary method of the invention includes forming conductive storage node material within openings in an insulative material to form conductive containers. A retaining structure lattice is formed in physical contact with at least some of the containers, and subsequently the insulative material is removed to expose outer surfaces of the containers. The retaining structure can alleviate toppling or other loss of structural integrity of the container structures. The electrically conductive containers correspond to first capacitor electrodes. After the outer sidewalls of the containers are exposed, dielectric material is formed within the containers and along the exposed outer sidewalls. Subsequently, a second capacitor electrode is formed over the dielectric material. The first and second capacitor electrodes, together with the dielectric material, form a plurality of capacitor devices.Type: GrantFiled: November 10, 2005Date of Patent: September 18, 2007Assignee: Micron Technology, Inc.Inventors: H. Montgomery Manning, Thomas M. Graettinger, Marsela Pontoh
-
Publication number: 20070181971Abstract: A semiconductor device including inductors with improved reliability and a method of manufacturing the same are provided. The semiconductor device may include a substrate, an insulating film pattern formed on the substrate and having an opening, an amorphous metal nitride film formed inside the opening, a diffusion reducing or preventing film formed on the amorphous metal nitride film, and a conductive film including the diffusion reducing or preventing film filling the inside of the opening.Type: ApplicationFiled: February 7, 2007Publication date: August 9, 2007Inventor: Sang-hoon Park
-
Patent number: 7253495Abstract: An integrated circuit (IC) package comprises an IC wafer comprising a circuit. A “C”-shaped layer is arranged adjacent to the substrate and that creates an air gap between the “C”-shaped layer and the circuit of the IC wafer.Type: GrantFiled: July 14, 2006Date of Patent: August 7, 2007Assignee: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Patent number: 7250348Abstract: A method and apparatus for packaging semiconductor devices using patterned laminate films to reduce stress buffering. The method includes fabricating a semiconductor die having thin film resistors and bond pads formed on an active surface. A film layer is formed onto the active surface of the die, covering the thin film resistors and bond pads. The film layer is then patterned to create recesses in the film layer in the vicinity of the bond pads on the active surface of the die. The die then undergoes wire bonding and is next encapsulated in a molding compound. The film layer between the film resister and the molding compound reduces stress buffering created by the molding compound.Type: GrantFiled: November 12, 2004Date of Patent: July 31, 2007Assignee: National Semiconductor CorporationInventors: Zabarulla Hanifah, Pradeep A/L P. Divakaran, Low Chian Inn, Lim Leong Heng
-
Patent number: 7226845Abstract: The invention includes semiconductor constructions, and also includes methods of forming pluralities of capacitor devices. An exemplary method of the invention includes forming conductive storage node material within openings in an insulative material to form conductive containers. A retaining structure lattice is formed in physical contact with at least some of the containers, and subsequently the insulative material is removed to expose outer surfaces of the containers. The retaining structure can alleviate toppling or other loss of structural integrity of the container structures. The electrically conductive containers correspond to first capacitor electrodes. After the outer sidewalls of the containers are exposed, dielectric material is formed within the containers and along the exposed outer sidewalls. Subsequently, a second capacitor electrode is formed over the dielectric material. The first and second capacitor electrodes, together with the dielectric material, form a plurality of capacitor devices.Type: GrantFiled: August 30, 2005Date of Patent: June 5, 2007Assignee: Micron Technology, Inc.Inventors: H. Montgomery Manning, Thomas M. Graettinger
-
Patent number: 7202648Abstract: An fully integrated DC-to-DC switching converter having an inductor, where the inductor has magnetic material that may be amorphous CoZrTa, CoFeHfO, CoAlO, FeSiO, CoFeAlO, CoNbTa, CoZr, and other amorphous cobalt alloys. The magnetic material allows for a relatively high switching frequency. In one embodiment, the inductor has two sub-structures, where each of the two sub-structures are parallel to each other and each includes a conductor having upper and lower portions. The conductors of the two sub-structures are electrically connected to each other, and the upper and lower portions are arranged so that magnetic flux from one of the sub-structures couples with the magnetic flux from the other sub-structure so as to provide a relatively high inductance with small form factor. In another embodiment, the inductor is a simple conductor surrounded by high-frequency magnetic material. In both structures, oxide insulates the conductors from the magnetic material.Type: GrantFiled: May 5, 2003Date of Patent: April 10, 2007Assignee: Intel CorporationInventors: Donald S. Gardner, Volkan Kursun, Siva Narendra
-
Patent number: 7169661Abstract: A process of forming a high resistance CMOS resistor with a relatively small die size is provided. According to an aspect of the present invention, the process of fabricating a high resistance resistor is a standard CMOS process that does not require any additional masking. An n-well is firstly formed in a p-type silicon substrate. A nitride film is then deposited and patterned to form a patterned mask layer. The patterned mask layer serves as a mask. A p-field region is formed in the n-well to form a CMOS resistor. The CMOS resistor according to the present invention has a resistance of 10 k?–20 k? per square.Type: GrantFiled: April 12, 2004Date of Patent: January 30, 2007Assignee: System General Corp.Inventors: Chih-Feng Huang, Tuo-Hsin Chien