Deposited Thin Film Resistor Patents (Class 438/384)
-
Patent number: 7759212Abstract: A method of manufacturing a semiconductor device involves providing a substrate, forming a first passivation layer over the substrate, and forming an integrated passive circuit over the substrate. The integrated passive circuit can include inductors, capacitors, and resistors. A second passivation layer is formed over the integrated passive circuit. System components are mounted to the second passivation layer and electrically connect to the second conductive layer. A mold compound is formed over the integrated passive circuit. A coefficient of thermal expansion of the mold compound is approximately equal to a coefficient of thermal expansion of the system component. The substrate is removed. An opening is etched into the first passivation layer and solder bumps are deposited over the opening in the first passivation layer to electrically connect to the integrated passive circuit. A metal layer can be formed over the molding compound or first passivation layer for shielding.Type: GrantFiled: December 26, 2007Date of Patent: July 20, 2010Assignee: STATS ChipPAC, Ltd.Inventors: Yaojian Lin, Robert C. Frye
-
Publication number: 20100155893Abstract: Disclosed are methods for forming a thin film resistor and terminal bond pad simultaneously. A method includes simultaneously forming a terminal bond pad on a terminal wire and a thin film resistor on two other wires.Type: ApplicationFiled: December 23, 2008Publication date: June 24, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Fen CHEN, Jeffrey P. GAMBINO, Zhong-Xiang HE, Tom C. LEE, John C. MALINOWSKI, Anthony K. STAMPER
-
Publication number: 20100136764Abstract: A method of manufacturing an integrated circuit comprises depositing a electrically resistive layer of a material for serving as a thin film resistor (TFR), depositing an electrically insulating layer on the resistor layer, removing the electrically insulating layer from outside an electrically active area of the resistor layer corresponding to a target TFR area, and depositing an electrically conductive layer of an electrically conductive material such that the conductive layer overlaps the target TFR area and the conductive layer electrically contacts the resistor layer outside the target TFR area.Type: ApplicationFiled: November 24, 2009Publication date: June 3, 2010Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Christoph Dirnecker, Philipp Steinmann, Badih El-Kareh
-
Patent number: 7718502Abstract: A semiconductor apparatus includes a wiring pattern, an insulating film, and a thin-metal-film resistor element. The insulating film is formed on the wiring pattern having connection holes vertically penetrating there-through to expose part of the wiring pattern at bottom regions of the connection holes. The connection holes are arranged with a space there-between. The thin-metal-film resistor element is formed on the insulating film and extending to continuously overlay and contact surfaces of the insulating film, inner walls of the connection holes, and the wiring pattern at the bottom regions of the connection holes.Type: GrantFiled: November 14, 2007Date of Patent: May 18, 2010Assignee: Ricoh Company, Ltd.Inventors: Kimihiko Yamashita, Yasunori Hashimoto
-
Patent number: 7704871Abstract: An integrated circuit structure including multiple thin film resistors having different sheet resistances and TCRs includes a first oxide layer (2) formed on a semiconductor substrate (1), a first thin film resistor (3) disposed on the first oxide layer (2), and a second oxide layer (14) disposed over the first oxide layer (2) and first thin film resistor (3). A second thin film resistor (15) is formed on the second oxide layer (14) and a third oxide layer (16) is formed over the second thin film resistor (15) and the second oxide layer (14). Interconnect metallization elements (12A,B & 22A,B) disposed on at least one of the second (14) and third (16) oxide layers electrically contact the circuit element (4), terminals of the first thin film resistor (3), and terminals of the second thin film resistor (15), respectively, through corresponding contact openings through at least one of the second (14) and third (16) oxide layers.Type: GrantFiled: January 18, 2008Date of Patent: April 27, 2010Assignee: Texas Instruments IncorporatedInventor: Eric W Beach
-
Patent number: 7704848Abstract: A method for designing a semiconductor device includes: based on information on layout of a resistive element and information on layout of wiring disposed on a layer above the resistive element when seen in section, determining whether or not the resistive element and the wiring overlap each other when seen from above; and if it is determined that there is an overlap between the resistive element and the wiring when seen from above, changing at least one of the layout of the resistive element and the layout of the wiring so as to eliminate the overlap.Type: GrantFiled: August 23, 2007Date of Patent: April 27, 2010Assignee: Seiko Epson CorporationInventor: Takayuki Ueshima
-
Publication number: 20100099229Abstract: A method for forming a thin film resistor includes providing a substrate having a transistor region and a thin film resistor region defined thereon, sequentially forming a dielectric layer, a metal layer and a first hard mask layer on the substrate, patterning the first hard mask layer to form at least a thin film resistor pattern in the thin film resistor region, sequentially forming a polysilicon layer and a second hard mask layer on the substrate, patterning the second hard mask layer to form at least a gate pattern in the transistor region, and performing an etching process to form a gate and a thin film resistor respectively in the transistor region and the thin film resistor region.Type: ApplicationFiled: October 17, 2008Publication date: April 22, 2010Inventors: Kai-Ling Chiu, Chih-Yu Tseng, Victor-Chiang Liang, You-Ren Liu, Chih-Chen Hsueh
-
Publication number: 20100084702Abstract: A nonvolatile semiconductor memory device comprises a memory cell configured to store data and a resistor element provided around the memory cell. The memory cell includes a charge storage layer provided above a substrate, a first semiconductor layer formed on a top surface of the charge storage layer via an insulating layer, and a first low resistive layer formed on a top surface of the first semiconductor layer and having resistance lower than that of the first semiconductor layer. The resistor element includes a second semiconductor layer formed on the same layer as the first semiconductor layer, and a second low resistive layer formed on the same layer as the first low resistive layer and on a top surface of the second semiconductor layer, having resistance lower than that of the second semiconductor layer. The second semiconductor layer is formed to extend in a first direction parallel to the substrate.Type: ApplicationFiled: September 22, 2009Publication date: April 8, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Koichi Fukuda, Rieko Tanaka, Takumi Abe
-
Patent number: 7691717Abstract: A polysilicon containing resistor includes: (1) a p dopant selected from the group consisting of boron and boron difluoride; and (2) an n dopant selected from the group consisting of arsenic and phosphorus. Each of the p dopant and the n dopant has a dopant concentration from about 1e18 to about 1e21 dopant atoms per cubic centimeter. A method for forming the polysilicon resistor uses corresponding implant doses from about 1e14 to about 1e16 dopant ions per square centimeter. The p dopant and the n dopant may be provided simultaneously or sequentially. The method provides certain polysilicon resistors with a sheet resistance percentage standard deviation of less than about 1.5%, for a polysilicon resistor having a sheet resistance from about 100 to about 5000 ohms per square.Type: GrantFiled: July 19, 2006Date of Patent: April 6, 2010Assignee: International Business Machines CorporationInventors: Anil K. Chinthakindi, Douglas D. Coolbaugh, Ebenezer E. Eshun, John E. Florkey, Robert M. Rassel, Kunal Vaed
-
Publication number: 20100078763Abstract: A resistance-change memory includes an interlayer insulating film, a lower electrode layer, a fixed layer, a first insulating film, a recording layer, a second insulating film, a conducting layer and an interconnect. The interlayer insulating film is formed on a semiconductor substrate and has a step. The lower electrode layer is formed on the interlayer insulating film including the step. The fixed layer is formed on the lower electrode layer and has invariable magnetization. The first insulating film is formed on the fixed layer. The recording layer is formed on part of the first insulating film and has variable magnetization. The second insulating film is over the recording layer and in contact with the first insulating film. The conducting layer is formed on the second insulating film. The interconnect is connected to the conducting layer.Type: ApplicationFiled: September 14, 2009Publication date: April 1, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Keiji HOSOTANI, Yoshiaki ASAO, Kuniaki SUGIURA, Masatoshi YOSHIKAWA, Sumio IKEGAWA, Shigeki TAKAHASHI, Minoru AMANO
-
Publication number: 20100065807Abstract: The present invention is configured such that a resistance variable element (16) and a rectifying element (20) are formed on a substrate (12). The resistance variable element (16) is configured such that a resistance variable layer (14) made of a metal oxide material is sandwiched between a lower electrode (13) and an upper electrode (15). The rectifying element (20) is connected to the resistance variable element (16), and is configured such that a blocking layer (18) is sandwiched between a first electrode layer (17) located on a lower side of the blocking layer (18) and a second electrode layer (19) located on an upper side of the blocking layer (18). The resistance variable element (16) and the rectifying element (20) are connected to each other in series in a thickness direction of the resistance variable layer (14), and the blocking layer (18) is formed as a barrier layer having a hydrogen barrier property.Type: ApplicationFiled: November 16, 2007Publication date: March 18, 2010Inventors: Takeshi Takagi, Takumi Mikawa
-
Patent number: 7669313Abstract: A method is provided of fabricating a thin film resistor semiconductor structure. In one aspect of the invention, the method includes forming a dielectric layer over a semiconductor substrate, forming a thin film resistor on the dielectric layer, and annealing the thin film resistor at a substantially high temperature for a predetermined time period to set the thermal coefficient of resistance of the thin film resistor. A passivation layer is formed over the semiconductor structure.Type: GrantFiled: July 11, 2005Date of Patent: March 2, 2010Assignee: Texas Instruments IncorporatedInventors: Joseph D. Fivas, Georgina Shah, Dianna L. Chandler
-
Publication number: 20100041202Abstract: In one embodiment, a second metal line embedded in a second dielectric layer overlies a first metal line embedded in a first dielectric layer. A portion of the second dielectric layer overlying the first metal line is recessed employing a photoresist and the second metal line as an etch mask. A doped semiconductor spacer is formed within the recess to provide a resistive link between the first metal line and the second metal line. In another embodiment, a first metal line and a second metal line are embedded in a dielectric layer. An area of the dielectric layer laterally abutting the first and second metal lines is recessed employing a photoresist and the first and second metal lines as an etch mask. A doped semiconductor spacer is formed on sidewalls of the first and second metal lines, providing a resistive link between the first and second metal lines.Type: ApplicationFiled: August 14, 2008Publication date: February 18, 2010Applicant: International Business Machines CorporationInventors: Wagdi W. Abadeer, Kiran V. Chatty, Robert J. Gauthier, JR., Jed H. Rankin, Robert Robison, Yun Shi, William R. Tonti
-
Publication number: 20100019328Abstract: A semiconductor process and apparatus fabricate a metal gate electrode (30) and an integrated semiconductor resistor (32) by forming a metal-based layer (26) and semiconductor layer (28) over a gate dielectric layer (24) and then selectively implanting the resistor semiconductor layer (28) in a resistor area (97) to create a conductive upper region (46) and a conduction barrier (47), thereby confining current flow in the resistor semiconductor layer (36) to only the top region (46) in the finally formed device.Type: ApplicationFiled: July 23, 2008Publication date: January 28, 2010Inventors: Da Zhang, Chendong Zhu, Xiangdong Chen, Melanie Sherony
-
Publication number: 20100013026Abstract: The fabrication of integrated circuits comprising resistors having the same structure but different sheet resistances is disclosed herein. In one embodiment, a method of fabricating an integrated circuit comprises: concurrently forming a first resistor laterally spaced from a second resistor above or within a semiconductor substrate, the first and second resistors comprising a doped semiconductive material; depositing a dopant receiving material across the first and second resistors and the semiconductor substrate; removing the dopant receiving material from upon the first resistor while retaining the dopant receiving material upon the second resistor; and annealing the first and second resistors to cause a first sheet resistance of the first resistor to be different from a second sheet resistance of the second resistor.Type: ApplicationFiled: July 15, 2008Publication date: January 21, 2010Applicant: International Business Machines CorporationInventors: Roger Allen Booth, JR., Kangguo Cheng, Terence B. Hook
-
Patent number: 7642170Abstract: A method for constructing a phase change memory device includes forming a first dielectric layer on a substrate; forming a first conductive component in the first dielectric layer; forming a second dielectric layer over the first conductive component in the first dielectric layer; forming a conductive crown in the second dielectric layer, the conductive crown being in contact and alignment with the conductive component; depositing a third dielectric layer in the conductive crown; and forming a trench filled with chalcogenic materials having an amorphous phase and a crystalline phase programmable by controlling a temperature thereof to represent logic states, wherein the trench extends across the conductive crown, such that the trench is free from a rounded end portion caused by lithography during fabrication of the phase change memory device.Type: GrantFiled: September 28, 2007Date of Patent: January 5, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tzyh-Cheang Lee, Chun-Sheng Liang, Fu-Liang Yang
-
Publication number: 20090317958Abstract: Ion Implantation is used to form the memristor material and electrode structure with memristance. First, numerous electron-rich element atoms are implanted into a layer made of transition metal or non-metal. Then, a treating process (such as annealing) is proceeded to expel some electron-rich element atoms away the layer. After that, some electron-rich element vacancy rich regions are formed inside the layer, and then a memristor material is formed. Significantly, the usage of ion implantation can precisely control and flexibly adjust the distribution of the implanted atoms, and then both the amount and distribution of these depleted regions can be effectively adjusted. Hence, the quality of the memristor material is improved.Type: ApplicationFiled: June 17, 2009Publication date: December 24, 2009Inventors: Daniel TANG, Hong Xiao
-
Patent number: 7566607Abstract: A semiconductor device includes a semiconductor substrate, a polysilicon pattern formed on the semiconductor substrate via an insulation film, an interlayer insulation film formed on the semiconductor substrate so as to cover the polysilicon pattern, and a metal interconnection layer pattern formed on the interlayer insulation film, wherein the metal interconnection layer pattern carrying silicon nitride films respectively on a top surface, a bottom surface and sidewall surfaces thereof.Type: GrantFiled: September 28, 2005Date of Patent: July 28, 2009Assignee: Ricoh Company, Ltd.Inventor: Masanori Dainin
-
Publication number: 20090184397Abstract: A method of processing a nonvolatile memory device includes forming a first electrode, depositing a layer of sol-gel solution on the first electrode, hydrolyzing the layer of sol-gel solution to form a layer of variable electric resistance material, and forming a second electrode on the layer of variable electric resistance material.Type: ApplicationFiled: December 22, 2008Publication date: July 23, 2009Inventors: Nadine Gergel-Hackett, Behrang Hamadani, Curt A. Richter, David James Gundlach
-
Publication number: 20090184396Abstract: Provided are resistive random access memories (RRAMs) and methods of manufacturing the same. A RRAM includes a storage node including a variable resistance layer, a switching device connected to the storage node, and a protective layer covering an exposed part of the variable resistance layer. The protective layer includes at least one of aluminum oxide and titanium oxide. The variable resistance layer is a metal oxide layer.Type: ApplicationFiled: October 20, 2008Publication date: July 23, 2009Inventors: Ki-hwan Kim, Young-soo Park, Myung-jae Lee, Xianyu Wenxu, Seung-eon Ahn, Chang-bum Lee
-
Patent number: 7563666Abstract: Semiconductor structures and methods of making a vertical diode structure are provided. The vertical diode structure may have associated therewith a diode opening extending through an insulation layer and contacting an active region on a silicon wafer. A titanium silicide layer may be formed over the interior surface of the diode opening and contacting the active region. The diode opening may initially be filled with an amorphous silicon plug that is doped during deposition and subsequently recrystallized to form large grain polysilicon. The silicon plug has a top portion that may be heavily doped with a first type dopant and a bottom portion that may be lightly doped with a second type dopant. The top portion may be bounded by the bottom portion so as not to contact the titanium silicide layer. In one embodiment of the vertical diode structure, a programmable resistor contacts the top portion of the silicon plug and a metal line contacts the programmable resistor.Type: GrantFiled: October 9, 2007Date of Patent: July 21, 2009Assignee: Micron Technology, Inc.Inventors: Fernando Gonzalez, Tyler A. Lowrey, Trung Tri Doan, Raymond A. Turi, Graham R. Wolstenholme
-
Patent number: 7544579Abstract: A system and method is disclosed for providing a resistor protect layer to protect a thin film resistor in a semiconductor device. A thin film resistor is formed on a dielectric layer and a resistor protect layer is placed over the thin film resistor. An etch procedure is employed to facet the corners of the resistor protect layer. The faceted corners of the resistor protect layer reduce the step height of the resistor protect layer. Then a conductor is deposited over the resistor protect layer and the dielectric layer. When portions of the conductor are subsequently etched away, the resistor protect layer protects the underlying thin film resistor from being exposed to the etch process.Type: GrantFiled: March 15, 2005Date of Patent: June 9, 2009Assignee: National Semiconductor CorporationInventor: Rodney Hill
-
Patent number: 7541253Abstract: In a semiconductor device, a thin film resistor is formed by making use of an interconnect structure and etching back the layers over the glue layer of the interconnect structure and using the glue layer as a thin film resistor.Type: GrantFiled: October 5, 2005Date of Patent: June 2, 2009Assignee: National Semiconductor CorporationInventor: Gu-Fung David Tsuei
-
Patent number: 7538397Abstract: A semiconductor device includes a resistor element covered by a silicon oxide film. In the semiconductor device, with respective gate electrodes of MIS transistors and impurity doped layers, i.e., non-silicide regions exposed, thermal treatment for activating an impurity and silicidization are performed. Thus, auto-doping of an impurity is suppressed, so that variations in a resistance value of a resistor are suppressed. Also, the gate electrodes of the MIS transistors and the like are exposed when thermal treatment for activating an impurity, and therefore breakdown of respective gate insulation films of the MIS transistors hardly occurs.Type: GrantFiled: July 22, 2005Date of Patent: May 26, 2009Assignee: Panasonic CorporationInventor: Naoki Kotani
-
Patent number: 7525832Abstract: First electrode layer includes a plurality of first electrode lines (W1, W2) extending parallel to each other. State-variable layer lying on the first electrode layer includes a plurality of state-variable portions (60-11, 60-12, 60-21, 60-22) which exhibits a diode characteristic and a variable-resistance characteristic. Second electrode layer lying on the state-variable layer includes a plurality of second electrode lines (B1, B2) extending parallel to each other. The plurality of first electrode lines and the plurality of second electrode lines are crossing each other when seen in a layer-stacking direction with the state-variable layer interposed therebetween. State-variable portion (60-11) is provided at an intersection of the first electrode line (W1) and the second electrode line (B1) between the first electrode line and the second electrode line.Type: GrantFiled: April 21, 2006Date of Patent: April 28, 2009Assignee: Panasonic CorporationInventors: Shunsaku Muraoka, Koichi Osano, Satoru Mitani, Hiroshi Seki
-
Publication number: 20090096064Abstract: A method of forming a poly pattern for minimizing a change in a storage value in the R-string pattern of the LCD panel drive IC (LDI) that includes depositing a poly silicon layer used as a resistor in a R-string structure over a semiconductor substrate; and then forming a poly silicon layer pattern having interconnected H-shaped cross-sections; and then forming a silicide-anti blocking area (SAB) layer over the poly silicon layer pattern and then patterning the SAB layer to thereby form SAB layer patterns over portions of the poly silicon layer pattern while exposing other portions of the poly silicon layer pattern; and then forming a silicide layer over the exposed portions of the poly silicon layer pattern. Therefore, although the size of the SAB pattern is reduced due to problems caused in processing steps, the poly line that occupies most of the resistance does not change so that a change in the resistance is entirely reduced.Type: ApplicationFiled: September 19, 2008Publication date: April 16, 2009Inventor: Byung-Ho Kim
-
Publication number: 20090086527Abstract: Provided are a non-volatile memory device having a threshold switching resistor, a memory array including the non-volatile memory device, and methods of manufacturing the same. A non-volatile memory device having a threshold switching resistor may include a first resistor having threshold switching characteristics, an intermediate electrode on the first resistor, and a second resistor having at least two resistance characteristics on the intermediate electrode.Type: ApplicationFiled: March 6, 2008Publication date: April 2, 2009Inventors: Myoung-jae Lee, Young-soo Park, Chang-burn Lee
-
Publication number: 20090023263Abstract: A method for manufacturing a semiconductor device that method comprises forming a thin film resistor by a process that includes depositing a resistive material layer on a semiconductor substrate. The process also includes depositing an insulating layer on the resistive material layer, and performing a first dry etch process on the insulating layer to form an insulative body. The process further includes performing a second dry etch process on the resistive material layer to form a resistive body. The resistive body and the insulative body have substantially identical perimeters.Type: ApplicationFiled: July 18, 2007Publication date: January 22, 2009Applicant: Texas Instruments IncorporatedInventors: Tony Phan, Kyle M. Flessner, Martin B. Mollat, Connie Wang, Arthur Pan, Eric William Beach, Michelle R. Keramidas, Karen Elizabeth Burks
-
Patent number: 7479869Abstract: A metal resistor and resistor material are disclosed. The metal resistor may include an infused metal selected from the group consisting of: copper (Cu) infused with at least one of silicon (Si), nitrogen (N2), carbon (C), tantalum (Ta), titanium (Ti) and tungsten (W), and aluminum infused with at least one of silicon (Si), nitrogen (N2), carbon (C), tantalum (Ta), titanium (Ti) and tungsten (W). The resistor material may include one of: copper (Cu) infused with at least one of silicon (Si), nitrogen (2), carbon (C), tantalum (Ta), titanium (Ti) and tungsten (W), and aluminum infused with at least one of silicon (Si), nitrogen (N2), carbon (C), tantalum (Ta), titanium (Ti) and tungsten (W).Type: GrantFiled: October 9, 2007Date of Patent: January 20, 2009Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Kaushik Chanda, Shyng-Tsong Chen
-
Publication number: 20090017591Abstract: In accordance with the teachings described herein, a method for fabricating a patterned polysilicon layer having a planar surface may include the steps of: depositing a polysilicon film above a substrate material; depositing an oxide-resistant mask over the polysilicon film; patterning and etching the oxide-resistant mask to form a patterned mask layer over the polysilicon film, such that the polysilicon film includes masked and unmasked portions; etching the unmasked portions of the polysilicon film for a first amount of time; oxidizing the etched polysilicon film for a second amount of time to form an oxide layer that defines the patterned polysilicon layer; and removing the patterned mask layer; wherein the first and second amounts of time are selected such that the oxide layer and the patterned polysilicon layer have about the same thickness and form a planar surface.Type: ApplicationFiled: July 11, 2007Publication date: January 15, 2009Inventors: Andrew Cervin-Lawry, Mircea Capanu
-
Publication number: 20090001509Abstract: A circuit system includes: forming a first electrode over a substrate; applying a dielectric layer over the first electrode and the substrate; forming a second electrode over the dielectric layer; and forming a dielectric structure from the dielectric layer with the dielectric structure within a first horizontal boundary of the first electrode.Type: ApplicationFiled: June 28, 2007Publication date: January 1, 2009Inventor: Yaojian Lin
-
Patent number: 7465639Abstract: A method is provided for fabricating a silicon on insulator (SOI) device that includes a silicon substrate, a buried insulator layer overlying the silicon substrate, and a monocrystalline silicon layer overlying the buried insulator layer. The method comprises the steps of forming an MOS capacitor coupled between a first voltage bus and a second voltage bus. The MOS capacitor has a gate electrode material forming a first plate of the MOS capacitor and an impurity doped region in the monocrystalline silicon layer beneath the gate electrode material forming a second plate of the MOS capacitor. The first voltage bus is coupled to the first plate of the capacitor and the second voltage bus is coupled to the second plate of the capacitor. The method further includes forming an electrical discharge path coupling the second plate of the MOS capacitor to the silicon substrate.Type: GrantFiled: May 20, 2005Date of Patent: December 16, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Mario M. Pelella, Richard K. Klein, James Werking
-
Patent number: 7462921Abstract: A vanadium oxide film is formed on an interlayer insulating layer, and a silicon oxide film and a silicon nitride film are formed on the vanadium oxide film in this order. With a resist pattern used as a mask, the silicon nitride film is patterned. Then, the resist pattern is removed using a stripping solution or oxygen plasma ashing. Next, with the patterned silicon nitride film used as a mask, the silicon oxide film and the vanadium oxide film are etched to form a resistor film of vanadium oxide.Type: GrantFiled: March 23, 2005Date of Patent: December 9, 2008Assignees: NEC Corporation, NEC Electronics CorporationInventors: Naoyoshi Kawahara, Hiroshi Murase, Hiroaki Ohkubo, Yasutaka Nakashiba, Naoki Oda, Tokuhito Sasaki, Nobukazu Ito
-
Patent number: 7456076Abstract: Fabrication of electronic devices in the “metal layers” of semiconductor devices. Each metal layer includes a dielectric layer that supports a conductive layer, which includes electrically conductive pathways and electronic devices. The metal layers are stacked on top of each other such that the dielectric layers separate the adjacent conductive layers. The electronic devices may be passive devices such as resistors. The resistors are formed by depositing metal onto the dielectric layer and then implanting the metal with oxygen. The conductive layer may be formed of materials such as copper and aluminum.Type: GrantFiled: August 18, 2006Date of Patent: November 25, 2008Assignee: LSI CorporationInventors: Santosh S. Menon, Hemanshu D. Bhatt
-
Patent number: 7449352Abstract: An exposure mask is provided, which includes: a light blocking opaque area blocking incident light; a translucent area; and a transparent area passing the most of incident light, wherein the translucent area generates the phase differences in the range of about ?70° to about +70°.Type: GrantFiled: December 14, 2005Date of Patent: November 11, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-An Kim, Ji-Haeng Han, Young-Bae Jung, Bae-Hyoun Jung
-
Patent number: 7442603Abstract: A process in the manufacturing of a resistor random access memory with a confined melting area for switching a phase change in the programmable resistive memory. The process initially formed a pillar comprising a substrate body, a first conductive material overlying the substrate body, a programmable resistive memory material overlying the first conductive material, a high selective material overlying the programmable resistive memory material, and a silicon nitride material overlying the high selective material. The high selective material in the pillar is isotropically etched on both sides of the high selective material to create a void on each side of the high selective material with a reduced length. A programmable resistive memory material is deposited in a confined area previously occupied by the reduced length of the poly, and the programmable resistive memory material is deposited into an area previously occupied by the silicon nitride material.Type: GrantFiled: August 16, 2006Date of Patent: October 28, 2008Assignee: Macronix International Co., Ltd.Inventors: Erh-Kun Lai, ChiaHua Ho, Kuang Yeu Hsieh, Shih-Hung Chen
-
Patent number: 7439147Abstract: A resistor for a semiconductor device is provided. The resistor can include a first polysilicon layer formed on a semiconductor substrate; an insulating layer formed on regions of the first polysilicon layer; a second polysilicon layer formed on the insulating layer; and a contact electrically connected to the first polysilicon layer and the second polysilicon layer. The portions of the first polysilicon layer that do not have the insulating layer formed thereupon have a higher impurity ion concentration than that of the regions on which the insulating layer is formed.Type: GrantFiled: December 15, 2006Date of Patent: October 21, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Woong Je Sung
-
Patent number: 7439146Abstract: An integrated circuit includes a field plated resistor having enhanced area thereover for routing metal conductors, formed in the same layer of metal as forms contacts to the resistor, is fabricated by a sequence of processing steps. A resistor having a resistor body and a contact region at each end thereof is formed in an active region of a semiconductor substrate. A first layer of insulative material is formed over the resistor and a window is created through the first layer of insulative material to the resistor body to form a first contact region. A layer of polysilicon is formed over the first insulative layer to define a field plate, the polysilicon field plate being contiguous with the first contact region of the resistor and extending over the resistor body to substantially to the other contact region, as layout, design, and fabrication rules permit. A second insulative layer is formed over the polysilicon layer.Type: GrantFiled: August 30, 2000Date of Patent: October 21, 2008Assignee: Agere Systems Inc.Inventor: Thomas J. Krutsick
-
Publication number: 20080237800Abstract: Integrated circuits (IC) and a method of fabricating an IC, where the structure of the IC incorporates a back-end-of-the-line (BEOL) thin film resistor below a first metal layer to achieve lower topography are disclosed. The resistor directly contacts any one of: a contact metal in the front-end-of-the-line (FEOL) structure; first metal layer in the BEOL interconnect; or the combination thereof, to avoid the necessity of forming contacts with differing heights or contacts over varying topography.Type: ApplicationFiled: March 28, 2007Publication date: October 2, 2008Applicant: INTERNATIONAL BUSINESS MACHINESS CORPORATIONInventors: ANIL K. CHINTHAKINDI, Vincent J. McGahay
-
Patent number: 7427550Abstract: Methods of fabricating a passive element and a semiconductor device including the passive element are disclosed including the use of a dummy passive element. A dummy passive element is a passive element or wire which is added to the chip layout to aid in planarization but is not used in the active circuit. One embodiment of the method includes forming the passive element and a dummy passive element adjacent to the passive element; forming a dielectric layer over the passive element and the dummy passive element, wherein the dielectric layer is substantially planar between the passive element and the dummy passive element; and forming in the dielectric layer an interconnect to the passive element through the dielectric layer and a dummy interconnect portion overlapping at least a portion of the dummy passive element. The methods eliminate the need for planarizing.Type: GrantFiled: June 29, 2006Date of Patent: September 23, 2008Assignee: International Business Machines CorporationInventors: Anil K. Chinthakindi, Timothy J. Dalton, Ebenezer E. Eshun, Jeffrey P. Gambino, Anthony K. Stamper, Kunal Vaed
-
Publication number: 20080218306Abstract: A chip resistor includes an insulating substrate, a pair of electrodes formed on a main surface of the substrate and a resistor element electrically connected to the electrodes. The paired electrodes are spaced from each other in a first direction. The main surface of the substrate is formed with a raised portion in the form of a plateau which is smaller in size than the substrate in a second direction perpendicular to the first direction. The paired electrodes are formed on the raised portion. The resistor element is equal in size to the raised portion in the second direction.Type: ApplicationFiled: February 29, 2008Publication date: September 11, 2008Applicant: ROHM CO., LTD.Inventor: Yoshikazu Tamaki
-
Publication number: 20080217740Abstract: An object of the invention is to provide a resistor element whose contact area is self-alignedly formed to reduce the contact area size and contact resistance variation and which can be formed finely and with high precision at low cost. A thin metal film is deposited on a substrate surface covered with an insulation film on which wirings are formed. The thin metal film is anisotropically etched to leave a desired portion such that the desired portion straddles between wirings, self-alignedly connecting the thin metal film to be a resistor and the wirings.Type: ApplicationFiled: January 22, 2008Publication date: September 11, 2008Inventors: Nobuhiro Shiramizu, Hiromi Shimamoto
-
Publication number: 20080213927Abstract: Provided, in one embodiment, is a method for manufacturing a resistive structure. This method, without limitation, includes forming a substrate, and forming a tantalum-aluminum-nitride resistive layer over the substrate. Moreover, a bulk resistivity of the tantalum-aluminum-nitride resistive layer may be adjusted by varying at least one deposition condition selected from the group consisting of a flow rate ratio of nitrogen to argon, power, pressure, temperature and radio frequency (RF) bias voltage.Type: ApplicationFiled: March 2, 2007Publication date: September 4, 2008Applicant: Texas Instruments IncorporatedInventors: Maria Wang, Erika Leigh Shoemaker, Mary Roby, Stuart Jacobsen
-
Patent number: 7419881Abstract: In a phase changeable memory device and a method of formation thereof, the phase changeable memory device comprises: a lower electrode pattern on an interlayer insulating layer; an insulating pattern located on the lower electrode pattern; a phase changeable pattern penetrating the insulating pattern and the lower electrode pattern to contact the lower electrode pattern and the interlayer insulating layer; and an upper electrode on the phase changeable pattern.Type: GrantFiled: October 18, 2005Date of Patent: September 2, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Byeong-Ok Cho, Suk-Ho Joo, Kyung-Chang Ryoo, Kyung-Rae Byun
-
Patent number: 7416951Abstract: An integrated circuit includes a first thin film resistor on a first dielectric layer. A first layer of interconnect conductors on the first dielectric layer includes a first and second interconnect conductors electrically contacting the first thin film resistor. A second dielectric layer is formed on the first dielectric layer. A second thin film resistor is formed on the second dielectric layer. A third dielectric layer is formed on the second dielectric layer. A second layer of interconnect conductors on the third dielectric layer includes a third interconnect conductor extending through an opening in the second and third dielectric layers to contact the first interconnect conductor, a fourth interconnect conductor extending through an opening in the second and third dielectric layers to contact the second interconnect conductor, and two interconnect conductors extending through openings in the third dielectric layer of the second thin film resistor.Type: GrantFiled: September 29, 2005Date of Patent: August 26, 2008Assignee: Texas Instruments IncorporatedInventors: Eric W. Beach, Vladimir F. Drobny, Derek W. Robinson
-
Publication number: 20080200003Abstract: The invention relates to a method for forming a multi-layered binary oxide film for ReRAM. The method includes forming a lower electrode layer on a substrate; forming a metal layer on the lower electrode layer in a vacuum atmosphere; oxidizing the metal layer into a binary oxide film in a vacuum atmosphere; repeating the steps of forming and oxidizing the metal layer to form a desired thickness of the multi-layered binary oxide film; and forming an upper electrode layer on the multi-layered film. The method allows a nonvolatile memory device more efficient than the conventional perovskite structure in a simple process without concerns for surface contamination since the metal layer is formed and oxidized in a vacuum atmosphere.Type: ApplicationFiled: July 4, 2006Publication date: August 21, 2008Applicant: INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANGInventors: Jin-Pyo Hong, Young-Ho Do, Kap-Soo Yoon, Koo-Woong Jeong
-
Patent number: 7410879Abstract: A buried thin film resistor having end caps defined by a dielectric mask is disclosed. A thin film resistor is formed on an integrated circuit substrate. A resistor protect layer is formed over the thin film resistor. First and second portions of a first dielectric material are formed over the resistor protect layer over the first and second ends of the thin film resistor. The resistor protect layer is then wet etched using the first and second portions of the first dielectric material as a hard mask. Then a second dielectric layer is deposited. A first via mask and etch process is used to etch vias down to the underlying portions of the resistor protect layer over the ends of the thin film resistor. A second via mask and etch process is used to etch substrate vias to an underlying conductor layer.Type: GrantFiled: August 3, 2005Date of Patent: August 12, 2008Assignee: National Semiconductor CorporationInventors: Rodney Hill, Victor Torres, Michael Burger, Terry L. Lines
-
Publication number: 20080164568Abstract: Provided are a resistance random access memory including a resistance layer having a metal oxide and/or a metal ion dopant, which may be deposited at room temperature and which may have variable resistance characteristics, and a method of manufacturing the same.Type: ApplicationFiled: August 29, 2007Publication date: July 10, 2008Inventors: Myoung-jae Lee, Eun-hong Lee, Young-soo Park
-
Patent number: 7394145Abstract: Methods of fabricating a passive element and a semiconductor device including the passive element are disclosed including the use of a dummy passive element. A dummy passive element is a passive element or wire which is added to the chip layout to aid in planarization but is not used in the active circuit. One embodiment of the method includes forming the passive element and a dummy passive element adjacent to the passive element; forming a dielectric layer over the passive element and the dummy passive element, wherein the dielectric layer is substantially planar between the passive element and the dummy passive element; and forming in the dielectric layer an interconnect to the passive element through the dielectric layer and a dummy interconnect portion overlapping at least a portion of the dummy passive element. The methods eliminate the need for planarizing.Type: GrantFiled: October 30, 2007Date of Patent: July 1, 2008Assignee: International Business Machines CorporationInventors: Anil K Chinthakindi, Timothy J. Dalton, Ebenezer E. Eshun, Jeffrey P. Gambino, Anthony K. Stamper, Kunal Vaed
-
Patent number: 7384855Abstract: A method of preventing contact noise in a SiCr thin film resistor includes performing in situ depositions of a SiCr layer and then a TiW layer on a substrate without breaking a vacuum between the depositions, to prevent formation of any discontinuous oxide between the SiCr layer and the TiW layer. The SiCr and TiW layers are patterned to form a predetermined SiCr thin film resistor pattern and a TiW resistor contact pattern on the SiCr thin film resistor, and a metallization layer is provided to contact the TiW forming the resistor contact pattern.Type: GrantFiled: October 26, 2006Date of Patent: June 10, 2008Assignee: Texas Instruments IncorporatedInventors: Rajneesh Jaiswal, H. Jerome Barber, Thomas E. Kuehl