Bonding Of Plural Semiconductive Substrates Patents (Class 438/406)
-
Patent number: 8183128Abstract: A method for reducing roughness of an exposed surface of an insulator layer on a substrate, by depositing an insulator layer on a substrate wherein the insulator layer includes an exposed rough surface opposite the substrate, and then smoothing the exposed rough surface of the insulator layer by exposure to a gas plasma in a chamber. The chamber contains therein a gas at a pressure of greater than 0.25 Pa but less than 30 Pa, and the gas plasma is created using a radiofrequency generator applying to the insulator layer a power density greater than 0.6 W/cm2 but less than 10 W/cm2 for at least 10 seconds to less than 200 seconds. Substrate bonding and layer transfer may be carried out subsequently to transfer the thin layer of substrate and the insulator layer to a second substrate.Type: GrantFiled: September 19, 2008Date of Patent: May 22, 2012Assignee: SoitecInventors: Nicolas Daval, Sebastien Kerdiles, Cécile Aulnette
-
Patent number: 8174094Abstract: An electronic device comprises a substrate comprising a first surface and a second surface, a substrate carrier comprising a first surface and a second surface, and an inorganic material bonding the second surface of the substrate and the second surface of the substrate carrier.Type: GrantFiled: June 21, 2009Date of Patent: May 8, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventors: Chien-Hua Chen, Barry C. Snyder, Ronald A. Hellekson
-
Patent number: 8173512Abstract: A method for forming a structure that includes a relaxed or pseudo-relaxed layer on a substrate. The method includes the steps of growing an elastically stressed layer of semiconductor material on a donor substrate; forming a glassy layer of a viscous material on the stressed layer; removing a portion of the donor substrate to form a structure that includes the glassy layer, the stressed layer and a surface layer of donor substrate material; patterning the stressed layer; and heat treating the structure at a temperature of at least a viscosity temperature of the glassy layer to relax the stressed layer and form the relaxed or pseudo-relaxed layer of the structure.Type: GrantFiled: April 5, 2011Date of Patent: May 8, 2012Assignee: SoitecInventors: Bruno Ghyselen, Carlos Mazure, Emmanuel Arene
-
Patent number: 8168513Abstract: A method for fabricating a packaging substrate includes: providing a base having a release film with two opposite surfaces, two first auxiliary dielectric layers enclosing the release film, and two metal layers disposed on the two first auxiliary dielectric layers, therewith an effective area defined on the two metal layers; forming an inner wiring layer from the two metal layers; forming on each of the two first auxiliary dielectric layers and the inner wiring layers a built-up structure having first conductive pads so as for two initial substrates to be formed on the opposite surfaces of the release film; removing whatever is otherwise lying outside the effective area; removing the release film; and forming dielectric layer openings in the two first auxiliary dielectric layers so as for two substrate bodies to be formed from the initial substrates, wherein a portion of the inner wiring layers are exposed to thereby function as second conductive pads.Type: GrantFiled: May 14, 2010Date of Patent: May 1, 2012Assignee: Unimicron Technology CorporationInventor: Chin-Ming Liu
-
Patent number: 8153505Abstract: A method for bonding at low or room temperature includes steps of surface cleaning and activation by cleaning or etching. The method may also include removing by-products of interface polymerization to prevent a reverse polymerization reaction to allow room temperature chemical bonding of materials such as silicon, silicon nitride and SiO2. The surfaces to be bonded are polished to a high degree of smoothness and planarity. VSE may use reactive ion etching or wet etching to slightly etch the surfaces being bonded. The surface roughness and planarity are not degraded and may be enhanced by the VSE process. The etched surfaces may be rinsed in solutions such as ammonium hydroxide or ammonium fluoride to promote the formation of desired bonding species on the surfaces.Type: GrantFiled: November 26, 2010Date of Patent: April 10, 2012Assignee: Ziptronix, Inc.Inventors: Qin-Yi Tong, Gaius Gillman Fountain, Jr., Paul M. Enquist
-
Patent number: 8153508Abstract: A method for fabricating an image sensor is provided. In the image sensor fabrication method, an interconnection and a dielectric interlayer are formed on a semiconductor substrate including a readout circuit. An image sensing unit is formed on a carrier substrate of one side of a dielectric layer. The carrier substrate and the dielectric interlayer are bonded to each other. The dielectric layer and the carrier substrate are removed to leave the image sensing unit on the dielectric interlayer.Type: GrantFiled: July 23, 2009Date of Patent: April 10, 2012Assignee: Dongbu HiTek Co., Ltd.Inventor: Tae Gyu Kim
-
Patent number: 8153500Abstract: A method of fabricating materials by epitaxy by epitaxially growing at least one layer of a material upon a composite structure that has at least one thin film bonded to a support substrate and a bonding layer of oxide formed by deposition between the support substrate and the thin film. The thin film and the support substrate have a mean thermal expansion coefficient of 7×10?6 K?1 or more. The bonding layer is formed by low pressure chemical vapor deposition (LPCVD) of a layer of silicon oxide on the bonding face of the support substrate or on the bonding face of the thin film. The thin film has a thickness of 5 micrometers or less while the thickness of the layer of oxide is equal to or greater than the thickness of the thin film. The method also includes a heat treatment carried out at a temperature that is higher than the temperature for deposition of the layer of oxide of silicon and for a predetermined period.Type: GrantFiled: January 6, 2009Date of Patent: April 10, 2012Assignee: SoitecInventors: Bruce Faure, Alexandra Marcovecchio
-
Patent number: 8138063Abstract: An object of the present invention is to provide a semiconductor device having a structure which can realize not only suppressing a punch-through current but also reusing a silicon wafer which is used for bonding, in manufacturing a semiconductor device using an SOI technique, and a manufacturing method thereof. The semiconductor device can suppress the punch-through current by forming a semiconductor film in which an impurity imparting a conductivity type opposite to that of a source region and a drain region is implanted over a substrate having an insulating surface, and forming a channel formation region using a semiconductor film of stacked layers obtained by bonding a single crystal semiconductor film to the semiconductor film by an SOI technique.Type: GrantFiled: July 15, 2008Date of Patent: March 20, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hiromichi Godo
-
Patent number: 8138061Abstract: The present invention provides a method for removing or reducing the thickness of ultrathin interfacial oxides remaining at Si—Si interfaces after silicon wafer bonding. In particular, the invention provides a method for removing ultrathin interfacial oxides remaining after hydrophilic Si—Si wafer bonding to create bonded Si—Si interfaces having properties comparable to those achieved with hydrophobic bonding. Interfacial oxide layers of order of about 2 to about 3 nm are dissolved away by high temperature annealing, for example, an anneal at 1300°-1330° C. for 1-5 hours. The inventive method is used to best advantage when the Si surfaces at the bonded interface have different surface orientations, for example, when a Si surface having a (100) orientation is bonded to a Si surface having a (110) orientation. In a more general aspect of the invention, the similar annealing processes may be used to remove undesired material disposed at a bonded interface of two silicon-containing semiconductor materials.Type: GrantFiled: January 7, 2005Date of Patent: March 20, 2012Assignee: International Business Machines CorporationInventors: Joel P. de Souza, John A. Ott, Alexander Reznicek, Devendra K. Sadana, Katherine L. Saenger
-
Patent number: 8129257Abstract: InP epitaxial material is directly bonded onto a Silicon-On-Insulator (SOI) wafer having Vertical Outgassing Channels (VOCs) between the bonding surface and the insulator (buried oxide, or BOX) layer. H2O and other molecules near the bonding surface migrate to the closest VOC and are quenched in the buried oxide (BOX) layer quickly by combining with bridging oxygen ions and forming pairs of stable nonbridging hydroxyl groups (Si—OH). Various sizes and spacings of channels are envisioned for various devices.Type: GrantFiled: January 14, 2009Date of Patent: March 6, 2012Assignee: The Regents of the University of CaliforniaInventor: Di Liang
-
Patent number: 8114754Abstract: Methods of fabricating semiconductor structures and devices include bonding a seed structure to a substrate using a glass. The seed structure may comprise a crystal of semiconductor material. Thermal treatment of the seed structure bonded to the substrate using the glass may be utilized to control a strain state within the seed structure. The seed structure may be placed in a state of compressive strain at room temperature. The seed structure bonded to the substrate using the glass may be used for growth of semiconductor material, or, in additional methods, a seed structure may be bonded to a first substrate using a glass, thermally treated to control a strain state within the seed structure and a second substrate may be bonded to an opposite side of the seed structure using a non-glassy material.Type: GrantFiled: September 24, 2010Date of Patent: February 14, 2012Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventor: Fabrice Letertre
-
Patent number: 8110449Abstract: The HVIC includes a dielectric layer and an SOI active layer stacked on a silicon substrate, a transistor formed in the surface of the SOI active layer, and a trench isolation region formed around the transistor. The dielectric layer includes a first buried oxide film formed in the surface of the silicon substrate, a shield layer formed below the first buried oxide film opposite the element area, a second buried oxide film formed around the shield layer, and a third buried oxide film formed below the shield layer and the second buried oxide film. Therefore, the potential distribution curves PC within the dielectric layer are low in density and a high withstand voltage is achieved.Type: GrantFiled: November 8, 2010Date of Patent: February 7, 2012Assignee: Mitsubishi Electric CorporationInventor: Hajime Akiyama
-
Patent number: 8110478Abstract: If the size of a single crystal silicon layer attached is not appropriate, even when a large glass substrate is used, the number of panels to be obtained cannot be maximized. Therefore, in the present invention, a substantially quadrangular single crystal semiconductor substrate is formed from a substantially circular single crystal semiconductor wafer, and a damaged layer is formed by irradiation with an ion beam into the single crystal semiconductor substrate. A plurality of the single crystal semiconductor substrates are arranged so as to be separated from each other over one surface of a supporting substrate. By thermal treatment, a crack is generated in the damaged layer and the single crystal semiconductor substrate is separated while a single semiconductor layer is left over the supporting substrate. After that, one or a plurality of display panels is manufactured from the single crystal semiconductor layer bonded to the supporting substrate.Type: GrantFiled: October 17, 2008Date of Patent: February 7, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hideto Ohnuma, Jun Koyama
-
Patent number: 8101496Abstract: A BGA type semiconductor device having high reliability is offered. A pad electrode is formed on a surface of a semiconductor substrate and a glass substrate is bonded to the surface of the semiconductor substrate. A via hole is formed from a back surface of the semiconductor substrate to reach a surface of the pad electrode. An insulation film is formed on an entire back surface of the semiconductor substrate including an inside of the via hole. A cushioning pad is formed on the insulation film. The insulation film is removed from a bottom portion of the via hole by etching. A wiring connected with the pad electrode is formed to extend from the via hole onto the cushioning pad. A conductive terminal is formed on the wiring. Then the semiconductor substrate is separated into a plurality of semiconductor dice.Type: GrantFiled: May 12, 2010Date of Patent: January 24, 2012Assignee: Semiconductor Components Industries, LLCInventor: Yukihiro Takao
-
Publication number: 20110309441Abstract: An integrated semiconductor device is provided. The integrated semiconductor device has a first semiconductor region of a second conductivity type, a second semiconductor region of a first conductivity type forming a pn-junction with the first semiconductor region, a non-monocrystalline semiconductor layer of the first conductivity type arranged on the second semiconductor region, a first well and at least one second well of the first conductivity type arranged on the non-monocrystalline semiconductor layer and an insulating structure insulating the first well from the at least one second well and the non-monocrystalline semiconductor layer. Further, a method for forming a semiconductor device is provided.Type: ApplicationFiled: June 21, 2010Publication date: December 22, 2011Applicant: INFINEON TECHNOLOGIES AGInventors: Matthias Stecher, Hans Weber, Lincoln O'Riain, Birgit von Ehrenwall
-
Patent number: 8080464Abstract: Methods are provided for etching and/or depositing an epitaxial layer on a silicon-on-insulator structure comprising a handle wafer, a silicon layer, and a dielectric layer between the handle wafer and the silicon layer. The silicon layer has a cleaved surface defining an outer surface of the structure. The cleaved surface of wafer is then etched while controlling a temperature of the reactor such that the etching reaction is kinetically limited. An epitaxial layer is then deposited on the wafer while controlling the temperature of the reactor such that a rate of deposition on the cleaved surface is kinetically limited.Type: GrantFiled: December 17, 2010Date of Patent: December 20, 2011Assignee: MEMC Electronics Materials, Inc,Inventors: Swapnil Y. Dhumal, Lawrence P. Flannery, Thomas A. Torack, John A. Pitney
-
Publication number: 20110294277Abstract: The present invention provides methods for the manufacture of a trench structure in a multilayer wafer that comprises a substrate, an oxide layer on the substrate and a semiconductor layer on the oxide layer. These methods include the steps of forming a trench through the semiconductor layer and the oxide layer and extending into the substrate, and of performing an anneal treatment of the formed trench such that at the inner surface of the trench some material of the semiconductor layer flows at least over a portion of the part of the oxide layer exposed at the inner surface of the trench. Substrates manufactured according to this invention are advantageous for fabricating various semiconductor devices, e.g., MOSFETs, trench capacitors, and the like.Type: ApplicationFiled: April 25, 2011Publication date: December 1, 2011Inventors: Konstantin Bourdelle, Carlos Mazure
-
Patent number: 8053329Abstract: A method for bonding at low or room temperature includes steps of surface cleaning and activation by cleaning or etching. The method may also include removing by-products of interface polymerization to prevent a reverse polymerization reaction to allow room temperature chemical bonding of materials such as silicon, silicon nitride and SiO2. The surfaces to be bonded are polished to a high degree of smoothness and planarity. VSE may use reactive ion etching or wet etching to slightly etch the surfaces being bonded. The surface roughness and planarity are not degraded and may be enhanced by the VSE process. The etched surfaces may be rinsed in solutions such as ammonium hydroxide or ammonium fluoride to promote the formation of desired bonding species on the surfaces.Type: GrantFiled: June 29, 2009Date of Patent: November 8, 2011Assignee: Ziptronix, Inc.Inventors: Qin-Yi Tong, Gaius Gillman Fountain, Jr., Paul M. Enquist
-
Patent number: 8053837Abstract: There is provided a method of removing trap levels and defects, which are caused by stress, from a single crystal silicon thin film formed by an SOI technique. First, a single crystal silicon film is formed by using a typical bonding SOI technique such as Smart-Cut or ELTRAN. Next, the single crystal silicon thin film is patterned to form an island-like silicon layer, and then, a thermal oxidation treatment is carried out in an oxidizing atmosphere containing a halogen element, so that an island-like silicon layer in which the trap levels and the defects are removed is obtained.Type: GrantFiled: October 30, 2007Date of Patent: November 8, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 8053330Abstract: The present invention provides a method for removing or reducing the thickness of ultrathin interfacial oxides remaining at Si—Si interfaces after silicon wafer bonding. In particular, the invention provides a method for removing ultrathin interfacial oxides remaining after hydrophilic Si—Si wafer bonding to create bonded Si—Si interfaces having properties comparable to those achieved with hydrophobic bonding. Interfacial oxide layers of order of about 2 to about 3 nm are dissolved away by high temperature annealing, for example, an anneal at 1300°-1330° C. for 1-5 hours. The inventive method is used to best advantage when the Si surfaces at the bonded interface have different surface orientations, for example, when a Si surface having a (100) orientation is bonded to a Si surface having a (110) orientation. In a more general aspect of the invention, the similar annealing processes may be used to remove undesired material disposed at a bonded interface of two silicon-containing semiconductor materials.Type: GrantFiled: August 8, 2009Date of Patent: November 8, 2011Assignee: International Business Machines CorporationInventors: Joel P. de Souza, John A. Ott, Alexander Reznicek, Devendra K. Sadana, Katherine L. Saenger
-
Patent number: 8048728Abstract: A manufacturing method is provided which achieves an SOI substrate with a large area and can improve productivity of manufacture of a display device using the SOI substrate. A plurality of single-crystalline semiconductor layers are bonded to a substrate having an insulating surface, and a circuit including a transistor is formed using the single-crystalline semiconductor layers, so that a display device is manufactured. Single-crystalline semiconductor layers separated from a single-crystalline semiconductor substrate are applied to the plurality of single-crystalline semiconductor layers. Each of the single-crystalline semiconductor layers has a size corresponding to one display panel (panel size).Type: GrantFiled: March 24, 2008Date of Patent: November 1, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 8048773Abstract: A single crystal semiconductor separated from a single crystal semiconductor substrate is formed partly over a supporting substrate with a buffer layer provided therebetween. The single crystal semiconductor is separated from the single crystal semiconductor substrate by irradiation with accelerated ions, formation of a fragile layer by the ion irradiation, and heat treatment. A non-single crystal semiconductor layer is formed over the single crystal semiconductor and irradiated with a laser beam to be crystallized, whereby an SOI substrate is manufactured.Type: GrantFiled: March 23, 2010Date of Patent: November 1, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Masaki Koyama, Kosei Noda, Kenichiro Makino, Hideto Ohnuma, Kosei Nei
-
Patent number: 8043935Abstract: An object is to manufacture a semiconductor substrate having a single crystal semiconductor layer with favorable characteristics, without requiring CMP treatment and/or heat treatment at high temperature. In addition, another object is to improve productivity of semiconductor substrates. Vapor-phase epitaxial growth is performed by using a first single crystal semiconductor layer provided over a first substrate as a seed layer, whereby a second single crystal semiconductor layer is formed over the first single crystal semiconductor layer, and separation is performed at an interface of the both layers. Thus, the second single crystal semiconductor layer is transferred to the second substrate to provide a semiconductor substrate, and the semiconductor substrate is reused by performing laser light treatment on the seed layer.Type: GrantFiled: November 19, 2009Date of Patent: October 25, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Fumito Isaka, Sho Kato, Yu Arita, Akihisa Shimomura
-
Patent number: 8034644Abstract: Methods of making a light emitter are disclosed herein. An embodiment of a method comprises fabricating a line of first leads, the line of first leads comprising a plurality connected individual first leads; fabricating a line of second leads, the line of second leads comprising a plurality of connected individual second leads; physically connecting the line of first leads to the line of second leads, wherein a first individual first lead is adjacent a first individual second lead; attaching a light emitting device to the first individual first lead; electrically connecting the light emitting device to the first individual second lead; encapsulating a portion of the individual first lead and a portion of the individual second lead as a single unit; and separating the encapsulated first individual lead and the second individual lead from the first line of leads and the second line of leads.Type: GrantFiled: January 23, 2009Date of Patent: October 11, 2011Assignee: Avago Technologies ECBU IP (Singapore) Pte. Ltd.Inventors: Kean Loo Keh, Lig Yi Yong, Kum Soon Wong
-
Patent number: 8035127Abstract: A packaging substrate structure with a semiconductor chip embedded therein is disclosed, including a carrier board having a first and an opposed second surfaces and disposed with at least a through cavity; a semiconductor chip received in the through cavity, the chip having an active surface and an inactive surface opposite to one another, wherein the active surface has a plurality of electrode pads, a passivation layer is disposed on the active surface with the electrode pads exposed from the passivation layer, and metal pads are disposed on surfaces of the electrode pads; a buffer layer disposed on the first surface of the carrier board and on surfaces of the passivation layer and the metal pads; a first dielectric layer disposed on the buffer layer; and a first circuit layer disposed on the first dielectric layer and electrically connected with the metal pads of the chip via first conductive structures disposed in the buffer layer and the first dielectric layer, wherein the CTE (Coefficient of Thermal ExpaType: GrantFiled: March 26, 2008Date of Patent: October 11, 2011Assignee: Unimicron Technology Corp.Inventors: Kan-Jung Chia, Shang-Wei Chen
-
Patent number: 8021962Abstract: A method of manufacturing a functional film by which a functional film formed on a film formation substrate can be easily peeled from the film formation substrate. The method includes the steps of: (a) forming a separation layer on a substrate by using an inorganic material which is decomposed to generate a gas by being applied with an electromagnetic wave; (b) forming a layer to be peeled containing a functional film, which is formed by using a functional material, on the separation layer; and (c) applying the electromagnetic wave toward the separation layer so as to peel the layer to be peeled from the substrate or reduce bonding strength between the layer to be peeled and the substrate.Type: GrantFiled: June 5, 2006Date of Patent: September 20, 2011Assignee: Fujifilm CorporationInventor: Yukio Sakashita
-
Patent number: 8012866Abstract: A method for bonding a semiconductor device onto a substrate is provided which comprises the steps of picking up a solder ball with a pick head, placing the solder ball onto the substrate and melting the solder ball on the substrate and placing the semiconductor device on the molten solder ball. The molten solder ball is then allowed to cool to form a solder joint which bonds the semiconductor device to the substrate.Type: GrantFiled: May 30, 2008Date of Patent: September 6, 2011Assignee: ASM Assembly Automation LtdInventors: Ping Liang Tu, Chun Hung Samuel Ip
-
Patent number: 8012845Abstract: In an insulating film pattern, a first pattern part is formed at one surface of the insulating film pattern to form a source electrode, a drain electrode, and a semiconductor layer of the thin film transistor. The first pattern part is recessed in one surface of the insulating film pattern. The insulating film pattern is formed on a substrate through an imprint scheme, and is deposited on a base substrate having a gate electrode and a gate line through a contact print scheme. A source electrode, drain electrode, and semiconductor layer of a thin film transistor are formed through an inkjet print scheme using a first pattern part of the insulating film pattern. A gate electrode and gate line may be formed using a second pattern part of the insulating film pattern.Type: GrantFiled: April 14, 2009Date of Patent: September 6, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Jin Park, Kyu-Young Kim
-
Patent number: 8003483Abstract: Forming an insulating film on a surface of the single crystal semiconductor substrate, forming a fragile region in the single crystal semiconductor substrate by irradiating the single crystal semiconductor substrate with an ion beam through the insulating film, forming a bonding layer over the insulating film, bonding a supporting substrate to the single crystal semiconductor substrate by interposing the bonding layer between the supporting substrate and the single crystal semiconductor substrate, dividing the single crystal semiconductor substrate at the fragile region to separate the single crystal semiconductor substrate into a single crystal semiconductor layer attached to the supporting substrate, performing first dry etching treatment on a part of the fragile region remaining on the single crystal semiconductor layer, performing second dry etching treatment on a surface of the single crystal semiconductor layer subjected to the first etching treatment, and irradiating the single crystal semiconductor laType: GrantFiled: March 6, 2009Date of Patent: August 23, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideomi Suzawa, Shinya Sasagawa, Akihisa Shimomura, Junpei Momo, Motomu Kurata, Taiga Muraoka, Kosei Nei
-
Patent number: 7998815Abstract: Shallow trench isolation methods are disclosed. In a particular embodiment, a method includes implanting oxygen under a bottom surface of a narrow trench of a silicon substrate and performing a high-temperature anneal of the silicon substrate to form a buried oxide layer. The method also includes performing an etch to deepen the narrow trench to reach the buried oxide layer. The method further includes depositing a filling material to form a top filling layer in the narrow trench.Type: GrantFiled: August 15, 2008Date of Patent: August 16, 2011Assignee: QUALCOMM IncorporatedInventors: Xia Li, Ming-Chu King
-
Patent number: 7994621Abstract: A stacked semiconductor package provides an enhanced data storage capacity along with an improved data processing speed. The stacked semiconductor package includes a substrate having chip selection pads and a connection pad; a semiconductor chip module including a plurality of semiconductor chips including data bonding pads, a chip selection bonding pad, and data redistributions electrically connected with the data bonding pads and a data through electrode passing through the data bonding pad and connected with the data redistribution, the semiconductor chips being stacked so as to expose the chip selection bonding pad; and a conductive wire for connecting electrically the chip selection pad and the chip selection bonding pads.Type: GrantFiled: December 11, 2007Date of Patent: August 9, 2011Assignee: Hynix Semiconductor Inc.Inventor: Jong Hoon Kim
-
Patent number: 7994023Abstract: A manufacturing method of an SOI substrate and a manufacturing method of a semiconductor device are provided. When a large-area single crystalline semiconductor film is formed over an enlarged substrate having an insulating surface, e.g., a glass substrate by an SOI technique, the large-area single crystalline semiconductor film is formed without any gap between plural single crystalline semiconductor films, even when plural silicon wafers are used. An aspect of the manufacturing method includes the steps of disposing a first seed substrate over a fixing substrate; tightly arranging a plurality of single crystalline semiconductor substrates over the first seed substrate to form a second seed substrate; forming a large-area continuous single crystalline semiconductor film by an ion implantation separation method and an epitaxial growth method; forming a large-area single crystalline semiconductor film without any gap over a large glass substrate by an ion implantation separation method again.Type: GrantFiled: August 20, 2010Date of Patent: August 9, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Tomoaki Moriwaka
-
Patent number: 7989305Abstract: A method is demonstrated to manufacture SOI substrates with high throughput while resources can be effectively used. The present invention is characterized by the feature in which the following process A and process B are repeated. The process A includes irradiation of a surface of a semiconductor wafer with cluster ions to form a separation layer in the semiconductor wafer. The semiconductor wafer and a substrate having an insulating surface are then overlapped with each other and bonded, which is followed by thermal treatment to separate the semiconductor wafer at or around the separation layer. A separation wafer and an SOI substrate which has a crystalline semiconductor layer over the substrate having the insulating surface are simultaneously obtained by the process A. The process B includes treatment of the separation wafer for reusing, which allows the separation wafer to be successively subjected to the process A.Type: GrantFiled: October 2, 2008Date of Patent: August 2, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideto Ohnuma, Shunpei Yamazaki
-
Patent number: 7989304Abstract: A transistor formed on a monocrystalline Si wafer is temporarily transferred onto a first temporary supporting substrate. The first temporarily supporting substrate is heat-treated at high heat so as to repair crystal defects generated in a transistor channel of the monocrystalline Si wafer when transferring the transistor. The transistor is then made into a chip and transferred onto a TFT substrate. In order to transfer the transistor which has been once separated from the monocrystalline Si wafer, a different method from a stripping method utilizing ion doping is employed.Type: GrantFiled: December 13, 2006Date of Patent: August 2, 2011Assignee: Sharp Kabushiki KaishaInventors: Michiko Takei, Kazuhide Tomiyasu, Yasumori Fukushima, Yutaka Takafuji
-
Patent number: 7986045Abstract: In this semiconductor device, connection parts between wafers are electrically insulated from each other, and a junction face shape of second electrical signal connection parts is larger than the shape of a positioning margin face that is formed by an outer shape when the periphery of a minimum junction face, which has half the area of a junction area of the first electrical signal connection part, is enclosed by a same width dimension as a positioning margin dimension between the first wafer and the second wafer.Type: GrantFiled: August 20, 2008Date of Patent: July 26, 2011Assignee: Honda Motor Co., Ltd.Inventors: Takanori Maebashi, Nobuaki Miyakawa
-
Patent number: 7960202Abstract: Disclosed is a photodiode array comprising a semiconductor substrate; a plurality of photodiodes formed on the semiconductor substrate; and crystal fused regions losing crystallinity by fusing a semiconductor material of the photodiodes between the plurality of photodiodes.Type: GrantFiled: November 30, 2007Date of Patent: June 14, 2011Assignee: Hamamatsu Photonics K.K.Inventors: Yoshimaro Fujii, Kouji Okamoto, Akira Sakamoto
-
Patent number: 7947564Abstract: A method of fabricating a mixed microtechnology structure includes providing a provisional substrate including a sacrificial layer on which is formed a mixed layer including at least first patterns of a first material and second patterns of a second material different from the first material, where the first and second patterns reside adjacent the sacrificial layer. The sacrificial layer is removed exposing a mixed surface of the mixed layer, the mixed surface including portions of the first patterns and portions of the second patterns. A continuous is formed covering layer of a third material on the mixed surface by direct bonding.Type: GrantFiled: September 18, 2007Date of Patent: May 24, 2011Assignee: Commissariat a l'Energie AtomiqueInventors: Marek Kostrzewa, Hubert Moriceau, Marc Zussy
-
Patent number: 7947572Abstract: A semiconductor structure and a method of manufacturing a silicon on insulator (SOI) structure having a silicon germanium (SiGe) layer interposed between the silicon and the insulator. According to one manufacturing method, a first SiGe layer, a silicon layer, and a second SiGe layer are epitaxially grown in sequence over a first substrate, and then an insulating layer is formed on the second SiGe layer. Then, impurity ions are implanted into a predetermined location of the first substrate underlying the first SiGe layer to form an impurity implantation region. A second substrate is bonded to the insulating layer on the first substrate. After the first substrate is separated along the impurity implantation region and removed, the first SiGe layer remaining on the surface of the separated region is removed so that the surface of the silicon layer may be exposed.Type: GrantFiled: April 13, 2010Date of Patent: May 24, 2011Assignees: Sumitomo Mitsubishi Silicon Corp., Jeagun ParkInventors: Jeagun Park, Kenji Tomizawa, Gonsub Lee, Eiji Kamiyama
-
Patent number: 7943428Abstract: A bonded substrate comprising two semiconductor substrates is provided. Each semiconductor substrate includes semiconductor devices. At least one through substrate via is provided between the two semiconductor substrates to provide a signal path therebetween. The bottom sides of the two semiconductor substrate are bonded by at least one bonding material layer that contains a cooling mechanism. In one embodiment, the cooling mechanism is a cooling channel through which a cooling fluid flows to cool the bonded semiconductor substrate during the operation of the semiconductor devices in the bonded substrate. In another embodiment, the cooling mechanism is a conductive cooling fin with two end portions and a contiguous path therebetween. The cooling fin is connected to heat sinks to cool the bonded semiconductor substrate during the operation of the semiconductor devices in the bonded substrate.Type: GrantFiled: December 24, 2008Date of Patent: May 17, 2011Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Anthony K. Stamper
-
Patent number: 7943411Abstract: A method of forming an inertial sensor provides 1) a device wafer with a two-dimensional array of inertial sensors and 2) a second wafer, and deposits an alloy of aluminum/germanium onto one or both of the wafers. The alloy is deposited and patterned to form a plurality of closed loops. The method then aligns the device wafer and the second wafer, and then positions the alloy between the wafers. Next, the method melts the alloy, and then solidifies the alloy to form a plurality of conductive hermetic seal rings about the plurality of the inertial sensors. The seal rings bond the device wafer to the second wafer. Finally, the method dices the wafers to form a plurality of individual, hermetically sealed inertial sensors.Type: GrantFiled: May 4, 2009Date of Patent: May 17, 2011Assignee: Analog Devices, Inc.Inventors: John R. Martin, Timothy J. Frey, Christine H. Tsau
-
Patent number: 7935573Abstract: The electronic device comprises a first substrate 10 with an electric circuit element formed in a predetermined region of one primary surface, a second substrate 12 formed, opposed to said one primary surface of the first substrate 10, sealing portions 26, 40 formed between the first substrate 10 and the second substrate 12, enclosing the predetermined region of the first substrate 10, and an adhesion layer 42 formed on the side surfaces of the sealing parts 26, 40. The adhesion layer is formed on the side surfaces of the first sealing structure 26 on the side of the first substrate 10 and the second sealing structure 40 on the side of the second substrate 12, whereby when the first sealing structure 26 and the second sealing structure 40 are bonded to each other, the adhesion between the first sealing structure 26 and the second sealing structure 40 can be sufficiently ensured.Type: GrantFiled: December 11, 2009Date of Patent: May 3, 2011Assignee: Fujitsu LimitedInventor: Masataka Mizukoshi
-
Patent number: 7928436Abstract: A semiconductor structure that includes a monocrystalline germanium-containing layer, preferably substantially pure germanium, a substrate, and a buried insulator layer separating the germanium-containing layer from the substrate. A porous layer, which may be porous silicon, is formed on a substrate and a germanium-containing layer is formed on the porous silicon layer. The porous layer may be converted to a layer of oxide, which provides the buried insulator layer. Alternatively, the germanium-containing layer may be transferred from the porous layer to an insulating layer on another substrate. After the transfer, the insulating layer is buried between the latter substrate and the germanium-containing layer.Type: GrantFiled: May 14, 2008Date of Patent: April 19, 2011Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Brian Joseph Greene, Jack Allan Mandelman
-
Patent number: 7927975Abstract: Electronic apparatus, systems, and methods include a semiconductor layer bonded to a bulk region of a wafer or a substrate, in which the semiconductor layer can be bonded to the bulk region using electromagnetic radiation. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: February 4, 2009Date of Patent: April 19, 2011Assignee: Micron Technology, Inc.Inventors: Nishant Sinha, Gurtej S. Sandhu, John Smythe
-
Publication number: 20110086473Abstract: The present invention provides an improved amorphization/templated recrystallization (ATR) method for forming hybrid orientation substrates and semiconductor device structures. A direct-silicon-bonded (DSB) silicon layer having a (011) surface crystal orientation is bonded to a base silicon substrate having a (001) surface crystal orientation to form a DSB wafer in which the in-plane <110> direction of the (011) DSB layer is aligned with an in-plane <110> direction of the (001) base substrate. Selected regions of the DSB layer are amorphized down to the base substrate to form amorphized regions aligned with the mutually orthogonal in-plane <100> directions of the (001) base substrate, followed by recrystallization using the base substrate as a template.Type: ApplicationFiled: December 20, 2010Publication date: April 14, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Haizhou Yin, John A. Ott, Katherine L. Saenger, Chun-Yung Sung
-
Patent number: 7902034Abstract: A first substrate of single-crystal silicon within which is formed an embrittled layer and over a surface of which is formed a first insulating film is provided; a second insulating film is formed over a surface of a second substrate; at least one surface of either the first insulating film or the second insulating film is exposed to a plasma atmosphere or an ion atmosphere, and that surface of the first insulating film or the second insulating film is activated; the first substrate and the second substrate are bonded together with the first insulating film and the second insulating film interposed therebetween; a single-crystal silicon film is separated from the first substrate at an interface of the embrittled layer of the first substrate, and a thin film single-crystal silicon film is formed over the second substrate with the first insulating film and the second insulating film interposed therebetween.Type: GrantFiled: March 21, 2008Date of Patent: March 8, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hideto Ohnuma
-
Patent number: 7898067Abstract: Semiconductor packages that contain multiple dies and methods for making such packages are described. The semiconductor packages contain a leadframe with multiple dies and also contain a single premolded clip that connects the dies. The premolded clip connects the solderable pads of the source die and gate die to the source and gate of the leadframe via standoffs. The solderable pads on the dies and on the standoffs provide a substantially planar surface to which the premolded clip is attached. Such a configuration increases the cross-sectional area of the interconnection when compared to wirebonded connections, thereby improving the electrical (RDSon) and the thermal performance of the semiconductor package. Such a configuration also lowers costs relative to similar semiconductor packages that use wirebonded connections. Other embodiments are described.Type: GrantFiled: October 31, 2008Date of Patent: March 1, 2011Inventor: Armand Vincent C. Jereza
-
Patent number: 7897477Abstract: Provided is a method of fabricating a semiconductor device that includes providing a semiconductor substrate having a front side and a back side, forming a first circuit and a second circuit at the front side of the semiconductor substrate, bonding the front side of the semiconductor substrate to a carrier substrate, thinning the semiconductor substrate from the back side, and forming an trench from the back side to the front side of the semiconductor substrate to isolate the first circuit from the second circuit.Type: GrantFiled: January 21, 2009Date of Patent: March 1, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Chun Wang, Tzu-Hsuan Hsu
-
Patent number: 7897476Abstract: To provide an SOI substrate with an SOI layer that can be put into practical use, even when a substrate with a low allowable temperature limit such as a glass substrate is used, and to provide a semiconductor substrate formed using such an SOI substrate. In order to bond a single-crystalline semiconductor substrate to a base substrate such as a glass substrate, a silicon oxide film formed by CVD with organic silane as a source material is used as a bonding layer, for example. Accordingly, an SOI substrate with a strong bond portion can be formed even when a substrate with an allowable temperature limit of less than or equal to 700° C. such as a glass substrate is used. A semiconductor layer separated from the single-crystalline semiconductor substrate is irradiated with a laser beam so that the surface of the semiconductor layer is planarized and the crystallinity thereof is recovered.Type: GrantFiled: March 31, 2008Date of Patent: March 1, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Eiji Higa, Yoji Nagano, Tatsuya Mizoi, Akihisa Shimomura
-
Patent number: 7892948Abstract: The present invention provides a method for manufacturing an SOI wafer in which a thickness of an SOI layer is increased by growing an epitaxial layer on the SOI layer of the SOI wafer having an oxide film and the SOI layer formed on a base wafer, wherein the epitaxial growth is performed in such a manner that a reflectivity of a surface of the SOI wafer on which the epitaxial layer is grown in a wavelength region of a heating light at the start of the epitaxial growth falls within the range of 30% to 80%. As a result, in the method for manufacturing the SOI wafer in which a thickness of the SOI layer is increased by growing the epitaxial layer on the SOI layer of the SOI wafer having the oxide film and the SOI layer formed on the base wafer, a method for manufacturing a high-quality SOI wafer with less slip dislocation and others is provided.Type: GrantFiled: January 15, 2007Date of Patent: February 22, 2011Assignee: Shin-Etsu Handotai Co., Ltd.Inventor: Shinichiro Yagi
-
Patent number: 7871898Abstract: A method for bonding at low or room temperature includes steps of surface cleaning and activation by cleaning or etching. The method may also include removing by-products of interface polymerization to prevent a reverse polymerization reaction to allow room temperature chemical bonding of materials such as silicon, silicon nitride and SiO2. The surfaces to be bonded are polished to a high degree of smoothness and planarity. VSE may use reactive ion etching or wet etching to slightly etch the surfaces being bonded. The surface roughness and planarity are not degraded and may be enhanced by the VSE process. The etched surfaces may be rinsed in solutions such as ammonium hydroxide or ammonium fluoride to promote the formation of desired bonding species on the surfaces.Type: GrantFiled: March 9, 2010Date of Patent: January 18, 2011Assignee: Ziptronix, Inc.Inventors: Qin-Yi Tong, Gaius Gillman Fountain, Jr., Paul M. Enquist