Differential Etching Patents (Class 438/494)
-
Patent number: 7902053Abstract: Formation and etching of an n type epitaxial layer and formation and etching of a p type epitaxial layer are alternately performed on the semiconductor substrate for at least three times to form all semiconductor layers, of the epitaxial layers. Thereby, impurity concentration profiles of the semiconductor layers can be uniform, and pn junctions can be formed vertically to a wafer surface. Furthermore, the semiconductor layers can each be formed with a narrow width, so that impurity concentrations thereof are increased. With this configuration, high breakdown voltage and low resistance can be achieved.Type: GrantFiled: August 27, 2008Date of Patent: March 8, 2011Assignees: Sanyo Electric Co., Ltd, Sanyo Semiconductor Co., LtdInventors: Hiroyasu Ishida, Yasuyuki Sayama
-
Patent number: 7897416Abstract: The present invention relates to methods and apparatus for providing composition control to thin compound semiconductor films for radiation detector and photovoltaic applications. In one aspect of the invention, there is provided a method in which the molar ratio of the elements in a plurality of layers are detected so that tuning of the multi-element layer can occur to obtain the multi-element layer that has a predetermined molar ratio range. In another aspect of the invention, there is provided a method in which the thickness of a sub-layer and layers thereover of Cu, In and/or Ga are detected and tuned in order to provide tuned thicknesses that are substantially the same as pre-determined thicknesses.Type: GrantFiled: June 15, 2010Date of Patent: March 1, 2011Assignee: SoloPower, Inc.Inventors: Bulent M. Basol, Serdar Aksu
-
Method of forming a silicide layer while applying a compressive or tensile strain to impurity layers
Patent number: 7807538Abstract: A metal insulator semiconductor field effect transistor (MISFET) having a strained channel region is disclosed. Also disclosed is a method of fabricating a semiconductor device having a low-resistance junction interface. This fabrication method includes the step of forming a gate electrode above a silicon substrate with a gate insulator film being sandwiched therebetween. Then, form a pair of heavily-doped p (p+) type diffusion layers in or on the substrate surface at both sides of the gate electrode to a concentration of 5×1019 atoms/cm3 or more and yet less than or equal to 1×1021 atoms/cm3. Next, silicidize the p+-type layers by reaction with a metal in the state that each layer is applied a compressive strain.Type: GrantFiled: September 11, 2007Date of Patent: October 5, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Yamauchi, Atsuhiro Kinoshita, Yoshinori Tsuchiya, Junji Koga -
Publication number: 20100248460Abstract: A method of forming an information storage pattern, includes placing a semiconductor substrate in a process chamber, injecting first, second and third process gases into the process chamber during a first process to form a lower layer on the substrate based on a first injection time and/or a first pause time, injecting the second process gas into the process chamber during a second process, wherein the second process gas is injected into the process chamber during a first elimination time, injecting a fourth process gas together with the second and third process gases into the process chamber during a third process in accordance with a second injection time and/or a second pause time to form an upper layer on the lower layer, and injecting the second process gas into the process chamber during a fourth process, wherein the second process gas is injected into the process chamber during a second elimination.Type: ApplicationFiled: March 26, 2010Publication date: September 30, 2010Inventors: Jin-Il Lee, Urazaev Vladimir, Jin-Ha Jeong, Seung-Back Shin, Sung-Lae Cho, Hyeong-Geun An, Dong-Hyun Im, Jung-Hyeon Kim
-
Patent number: 7799591Abstract: A semiconductor device comprises a first contact plug, a first structure and a second insulating layer, or comprises a first contact plug, a first structure, a protruding region and a second insulating layer. The first contact plug extends in a predetermined direction and including a step converting a cross section area of the first contact plug perpendicular to the predetermined direction discontinuously via the step in one end side. The second insulating layer is formed on side surface of a part of the first contact plug closer to the first structure than the step, or on side surfaces of the protruding region and a part of the first contact plug closer to the first structure than the step.Type: GrantFiled: December 11, 2008Date of Patent: September 21, 2010Assignee: Elpida Memory, Inc.Inventor: Hiroyuki Fujimoto
-
Publication number: 20100221902Abstract: In a first aspect, a method of forming an epitaxial film on a substrate is provided. The method includes (a) providing a substrate; (b) exposing the substrate to a silicon source and a carbon source so as to form a carbon-containing silicon epitaxial film; (c) encapsulating the carbon-containing silicon epitaxial film with an encapsulating film; and (d) exposing the substrate to Cl2 so as to etch the encapsulating film. Numerous other aspects are provided.Type: ApplicationFiled: May 12, 2010Publication date: September 2, 2010Applicant: Applied Materials, Inc.Inventors: Zhiyuan Ye, Yihwan Kim, Xiaowei Li, Ali Zojaji, Nicholas C. Dalida, Jinsong Tang, Xiao Chen, Arkadii V. Samoilov
-
Publication number: 20100197100Abstract: Semiconductor devices and methods of manufacturing thereof are disclosed. In a preferred embodiment, a method of manufacturing a semiconductor device includes providing a workpiece, and forming a recess in the workpiece. The recess has a depth having a first dimension. A first semiconductive material is formed in the recess to partially fill the recess in a central region to a height having a second dimension. The second dimension is about one-half or greater of the first dimension. A second semiconductive material is formed over the first semiconductive material in the recess to completely fill the recess, the second semiconductive material being different than the first semiconductive material.Type: ApplicationFiled: April 16, 2010Publication date: August 5, 2010Inventors: Jin-Ping Han, Henry Utomo, O. Sung Kwon, Oh Jung Kwon, Judson Robert Holt, Thomas N. Adam
-
Patent number: 7767560Abstract: The present disclosure describes a method and apparatus for implementing a 3D (three dimensional) strained high mobility quantum well structure, and a 3D strained surface channel structure through a Ge confinement method. One exemplary apparatus may include a first graded SiGe fin on a Si substrate. The first graded SiGe fin may have a maximum Ge concentration greater than about 60%. A Ge quantum well may be on the first graded SiGe fin and a SiGe quantum well upper barrier layer may be on the Ge quantum well. The exemplary apparatus may further include a second graded SiGe fin on the Si substrate. The second graded SiGe fin may have a maximum Ge concentration less than about 40%. A Si active channel layer may be on the second graded SiGe fin. Other high mobility materials such as III-V semiconductors may be used as the active channel materials. Of course, many alternatives, variations and modifications are possible without departing from this embodiment.Type: GrantFiled: September 29, 2007Date of Patent: August 3, 2010Assignee: Intel CorporationInventors: Been-Yih Jin, Robert S. Chau, Brian S. Doyle, Jack T. Kavalieros
-
Patent number: 7759213Abstract: Trenches are formed in a silicon substrate by etching exposed portions of the silicon substrate. After covering areas on which deposition of Si:C containing material is to be prevented, selective epitaxy is performed in a single wafer chamber at a temperature from about 550° C. to about 600° C. employing a limited carrier gas flow, i.e., at a flow rate less than 12 standard liters per minute to deposit Si:C containing regions at a pattern-independent uniform deposition rate. The inventive selective epitaxy process for Si:C deposition provides a relatively high net deposition rate a high quality Si:C crystal in which the carbon atoms are incorporated into substitutional sites as verified by X-ray diffraction.Type: GrantFiled: August 11, 2008Date of Patent: July 20, 2010Assignee: International Business Machines CorporationInventors: Abhishek Dube, Ashima B. Chakravarti, Dominic J. Schepis
-
Patent number: 7737007Abstract: In one embodiment, a method for forming a silicon-based material on a substrate having dielectric materials and source/drain regions thereon within a process chamber is provided which includes exposing the substrate to a first process gas comprising silane, methylsilane, a first etchant, and hydrogen gas to deposit a first silicon-containing layer thereon. The first silicon-containing layer may be selectively deposited on the source/drain regions of the substrate while the first silicon-containing layer may be etched away on the surface of the dielectric materials of the substrate. Subsequently, the process further provides exposing the substrate to a second process gas comprising dichlorosilane and a second etchant to deposit a second silicon-containing layer selectively over the surface of the first silicon-containing layer on the substrate.Type: GrantFiled: August 29, 2008Date of Patent: June 15, 2010Assignee: Applied Materials, Inc.Inventors: Arkadii V. Samoilov, Yihwan Kim, Errol Sanchez, Nicholas C. Dalida
-
Publication number: 20100119845Abstract: A manufacturing method of a nitride crystalline film includes following steps. First, a substrate is provided. Next, a first nitride crystalline film is formed on the substrate. A patterned mask is then formed on the first nitride crystalline film. The patterned mask covers a first part of the first nitride crystalline film and exposes a second part of the first nitride crystalline film. Afterwards, the second part is etched, and the first part is maintained. After that, the patterned mask is removed. The first part is then etched to form a plurality of nitride crystal nuclei. Next, a second nitride crystalline film is formed on the substrate, and the second nitride crystalline film is made to cover the nitride crystal nuclei. A nitride film and a substrate structure are also provided.Type: ApplicationFiled: March 6, 2009Publication date: May 13, 2010Applicant: NATIONAL CENTRAL UNIVERSITYInventors: Cheng-Huang Kuo, Chi-Wen Kuo, Chun-Ju Tun
-
Publication number: 20100035419Abstract: Trenches are formed in a silicon substrate by etching exposed portions of the silicon substrate. After covering areas on which deposition of Si:C containing material is to be prevented, selective epitaxy is performed in a single wafer chamber at a temperature from about 550° C. to about 600° C. employing a limited carrier gas flow, i.e., at a flow rate less than 12 standard liters per minute to deposit Si:C containing regions at a pattern-independent uniform deposition rate. The inventive selective epitaxy process for Si:C deposition provides a relatively high net deposition rate a high quality Si:C crystal in which the carbon atoms are incorporated into substitutional sites as verified by X-ray diffraction.Type: ApplicationFiled: August 11, 2008Publication date: February 11, 2010Applicant: International Business Machines CorporationInventors: ABHISHEK DUBE, Ashima B. Chakravarti, Dominic J. Schepis
-
Patent number: 7635670Abstract: The present invention relates to a novel etching solution suitable for characterizing defects on semiconductor surfaces, including silicon germanium surfaces, as well as a method for treating semiconductor surfaces with an etching solution as disclosed herein. This novel etching solution is chromium-free and enables a highly sufficient etch rate and highly satisfactory etch results.Type: GrantFiled: February 12, 2007Date of Patent: December 22, 2009Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventor: Alexandra Abbadie
-
Patent number: 7579309Abstract: The present invention relates to a method for characterizing defects on silicon surfaces, such as silicon wafers, a method for treating silicon surfaces with an etching solution, and an etching solution to be employed in the treating and defect characterization of such silicon wafer surfaces.Type: GrantFiled: May 16, 2007Date of Patent: August 25, 2009Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventors: Alexandra Abbadie, Jochen Maehliss, Bernd Kolbesen
-
Patent number: 7563711Abstract: Manufacturers encounter limitations in forming low resistance ohmic electrical contact to semiconductor material P-type Gallium Nitride (p-GaN), commonly used in photonic applications, such that the contact is highly transparent to the light emission of the device. Carbon nanotubes (CNTs) can address this problem due to their combined metallic and semiconducting characteristics in conjunction with the fact that a fabric of CNTs has high optical transparency. The physical structure of the contact scheme is broken down into three components, a) the GaN, b) an interface material and c) the metallic conductor. The role of the interface material is to make suitable contact to both the GaN and the metal so that the GaN, in turn, will make good electrical contact to the metallic conductor that interfaces the device to external circuitry. A method of fabricating contact to GaN using CNTs and metal while maintaining protection of the GaN surface is provided.Type: GrantFiled: February 21, 2007Date of Patent: July 21, 2009Assignee: Nantero, Inc.Inventors: Jonathan W. Ward, Benjamin Schlatka, Mitchell Meinhold, Robert F. Smith, Brent M. Segal
-
Patent number: 7560328Abstract: The present invention provides a strained-Si structure, in which the nFET regions of the structure are strained in tension and the pFET regions of the structure are strained in compression. Broadly the strained-Si structure comprises a substrate, a first layered stack atop the substrate, the first layered stack comprising a first Si-containing portion of the substrates a compressive layer atop the Si-containing portion of the substrate, and a semiconducting silicon layer atop the compressive layer; and a second layered stack atop the substrate, the second layered stack comprising a second-silicon containing layer portion of the substrate, a tensile layer atop the second Si-containing portion of the substrate, and a second semiconducting silicon-layer atop the tensile layer.Type: GrantFiled: March 30, 2007Date of Patent: July 14, 2009Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, Omer H. Dokumaci, Oleg G. Gluschenkov, Huilong Zhu
-
Patent number: 7550370Abstract: A method of forming a silicon germanium on insulator (SGOI) structure. A SiGe layer is deposited on an SOI wafer. Thermal mixing of the SiGe and Si layers is performed to form a thick SGOI with high relaxation and low stacking fault defect density. The SiGe layer is then thinned to a desired final thickness. The Ge concentration, the amount of relaxation, and stacking fault defect density are unchanged by the thinning process. A thin SGOI film is thus obtained with high relaxation and low stacking fault defect density. A layer of Si is then deposited on the thin SGOI wafer. The method of thinning includes low temperature (550° C.-700° C.) HIPOX or steam oxidation, in-situ HCl etching in an epitaxy chamber, or CMP. A rough SiGe surface resulting from HIPOX or steam oxidation thinning is smoothed with a touch-up CMP, in-situ hydrogen bake and SiGe buffer layer during strained Si deposition, or heating the wafer in a hydrogen environment with a mixture of gases HCl, DCS and GeH4.Type: GrantFiled: January 16, 2004Date of Patent: June 23, 2009Assignee: International Business Machines CorporationInventors: Huajie Chen, Stephen W. Bedell, Devendra K. Sadana, Dan M. Mocuta
-
Publication number: 20090085027Abstract: The present disclosure describes a method and apparatus for implementing a 3D (three dimensional) strained high mobility quantum well structure, and a 3D strained surface channel structure through a Ge confinement method. One exemplary apparatus may include a first graded SiGe fin on a Si substrate. The first graded SiGe fin may have a maximum Ge concentration greater than about 60%. A Ge quantum well may be on the first graded SiGe fin and a SiGe quantum well upper barrier layer may be on the Ge quantum well. The exemplary apparatus may further include a second graded SiGe fin on the Si substrate. The second graded SiGe fin may have a maximum Ge concentration less than about 40%. A Si active channel layer may be on the second graded SiGe fin. Other high mobility materials such as III-V semiconductors may be used as the active channel materials. Of course, many alternatives, variations and modifications are possible without departing from this embodiment.Type: ApplicationFiled: September 29, 2007Publication date: April 2, 2009Applicant: INTEL CORPORATIONInventors: Been-Yih Jin, Robert S. Chau, Brian S. Doyle, Jack T. Kavalieros
-
Publication number: 20090087966Abstract: A semiconductor film is formed on a GaAs substrate (semiconductor substrate). An SiO2 film (insulating film) is formed on the semiconductor film, and the SiO2 film is patterned. The semiconductor film is etched using the SiO2 film as a mask to form a mesa structure. The surface of the SiO2 film is treated by ashing, using SF6 gas (fluorine-containing gas), to terminate the surface of the SiO2 film with fluorine. The mesa structure is selectively buried with a III-V compound semiconductor film, using the SiO2 film having the surface that has been terminated by fluorine, as a mask.Type: ApplicationFiled: February 20, 2008Publication date: April 2, 2009Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Chikara Watatani, Toru Takiguchi
-
Publication number: 20090011578Abstract: In one embodiment, a method for forming a silicon-based material on a substrate having dielectric materials and source/drain regions thereon within a process chamber is provided which includes exposing the substrate to a first process gas comprising silane, methylsilane, a first etchant, and hydrogen gas to deposit a first silicon-containing layer thereon. The first silicon-containing layer may be selectively deposited on the source/drain regions of the substrate while the first silicon-containing layer may be etched away on the surface of the dielectric materials of the substrate. Subsequently, the process further provides exposing the substrate to a second process gas comprising dichlorosilane and a second etchant to deposit a second silicon-containing layer selectively over the surface of the first silicon-containing layer on the substrate.Type: ApplicationFiled: August 29, 2008Publication date: January 8, 2009Inventors: ARKADII V. SAMOILOV, Yihwan Kim, Errol Sanchez, Nicholas C. Dalida
-
Publication number: 20080303060Abstract: Semiconductor devices and methods of manufacturing thereof are disclosed. In a preferred embodiment, a method of manufacturing a semiconductor device includes providing a semiconductor wafer, forming a first material on the semiconductor wafer, and affecting the semiconductor wafer with a manufacturing process. The manufacturing process inadvertently causes a portion of the first material to be removed. The portion of the first material is replaced with a second material.Type: ApplicationFiled: June 6, 2007Publication date: December 11, 2008Inventors: Jin-Ping Han, Henry Utomo, Jiang Yan, Alois Gutmann, Thomas W. Dyer
-
Patent number: 7439142Abstract: In one embodiment, a method for forming a silicon-based material on a substrate having dielectric materials and source/drain regions thereon within a process chamber is provided which includes exposing the substrate to a first process gas comprising silane, methylsilane, a first etchant, and hydrogen gas to deposit a first silicon-containing layer thereon. The first silicon-containing layer may be selectively deposited on the source/drain regions of the substrate while the first silicon-containing layer may be etched away on the surface of the dielectric materials of the substrate. Subsequently, the process further provides exposing the substrate to a second process gas comprising dichlorosilane and a second etchant to deposit a second silicon-containing layer selectively over the surface of the first silicon-containing layer on the substrate.Type: GrantFiled: October 9, 2006Date of Patent: October 21, 2008Assignee: Applied Materials, Inc.Inventors: Arkadii V. Samoilov, Yihwan Kim, Errol Sanchez, Nicholas C. Dalida
-
Publication number: 20080254600Abstract: A method for forming a semiconductor structure includes forming a sacrificial layer over a substrate. A first dielectric layer is formed over the sacrificial layer. A plurality of conductive structures are formed within the sacrificial layer and the first dielectric layer. The sacrificial layer is treated through the first dielectric layer, at least partially removing the sacrificial layer and forming at least one air gap between two of the conductive structures. A surface of the first dielectric layer is treated, forming a second dielectric layer over the first dielectric layer, after the formation of the air gap. A third dielectric layer is formed over the second dielectric layer. At least one opening is formed within the third dielectric layer such that the second dielectric layer substantially protects the first dielectric layer from damage by the step of forming the opening.Type: ApplicationFiled: April 10, 2007Publication date: October 16, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chung-Shi Liu, Chen-Hua Yu
-
Publication number: 20080242061Abstract: A precursor gas mixture for depositing an epitaxial carbon-doped silicon film is described. The precursor gas mixture is comprised of a volume of a silicon precursor gas, a volume of acetylene gas and a volume of a carrier gas. A method of forming a semiconductor structure having an epitaxial carbon-doped silicon film is also described. In the method, a substrate having a high polarity dielectric region and a low polarity crystalline region is provided. A precursor gas is flowed to provide a silyl surface above the high polarity dielectric region and a carbon-doped silicon layer above the low polarity crystalline region. The silyl surface is then removed from above the high polarity dielectric region. The flowing and removing steps are repeated to provide a carbon-doped silicon film of a desired thickness above the low polarity crystalline region.Type: ApplicationFiled: March 28, 2007Publication date: October 2, 2008Inventors: Danielle M. Simonelli, Anand S. Murthy, Daniel B. Aubertine
-
Publication number: 20080242062Abstract: Diverse semiconductor structures are fabricated on a single substrate or wafer by using a non-selective area growth technique involving deposition of material over the entire substrate. The fabricated structures are obtained by selective removal of portions of the deposited material layers. Single level and multi-level structures are possible.Type: ApplicationFiled: March 31, 2007Publication date: October 2, 2008Applicant: LUCENT TECHNOLOGIES INC.Inventors: Pietro BERNASCONI, Asish BHARDWAJ, David NEILSON, Liming ZHANG
-
Publication number: 20080150085Abstract: Group III nitride layers which are grown with standard c-axis orientation have a maximum hole concentration by means of magnesium doping of around 5×1017 cm?3. This restriction of the doping results in a limitation of the possible component power. The object is to achieve a higher hole concentration and thus conductivity of the p-doped layer. This is made possible by the growth of higher index facets, which proceeds by roughening of the c-planar surface, structuring and subsequent preferentially lateral overgrowth with magnesium-doped group III nitride layers.Type: ApplicationFiled: December 19, 2007Publication date: June 26, 2008Inventors: Armin Dadgar, Alois Krost
-
Publication number: 20080135874Abstract: A method that includes forming a pattern of strained material and relaxed material on a substrate; forming a strained device in the strained material; and forming a non-strained device in the relaxed material is disclosed. In one embodiment, the strained material is silicon (Si) in either a tensile or compressive state, and the relaxed material is Si in a normal state. A buffer layer of silicon germanium (SiGe), silicon carbon (SiC), or similar material is formed on the substrate and has a lattice constant/structure mis-match with the substrate. A relaxed layer of SiGe, SiC, or similar material is formed on the buffer layer and places the strained material in the tensile or compressive state. In another embodiment, carbon-doped silicon or germanium-doped silicon is used to form the strained material. The structure includes a multi-layered substrate having strained and non-strained materials patterned thereon.Type: ApplicationFiled: January 16, 2008Publication date: June 12, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo CHENG, Ramachandra Divakaruni
-
Patent number: 7371627Abstract: A memory array with data/bit lines extending generally in a first direction formed in an upper surface of a substrate and access transistors extending generally upward and aligned generally atop a corresponding data/bit line. The access transistors have a pillar extending generally upward with a source region formed so as to be in electrical communication with the corresponding data/bit line and a drain region formed generally at an upper portion of the pillar and a surround gate structure substantially completely encompassing the pillar in lateral directions and extending substantially the entire vertical extent of the pillar and word lines extending generally in a second direction and in electrical contact with a corresponding surround gate structure at least a first surface thereof such that bias voltage applied to a given word line is communicated substantially uniformly in a laterally symmetric extent about the corresponding pillar via the surround gate structure.Type: GrantFiled: May 13, 2005Date of Patent: May 13, 2008Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Publication number: 20080099781Abstract: A method of manufacturing a III group nitride semiconductor thin film and a method of manufacturing a nitride semiconductor light emitting device employing the III group nitride semiconductor thin film manufacturing method, the III group nitride semiconductor thin film manufacturing method including: growing a first nitride single crystal on a substrate for growing a nitride; applying an etching gas to a top surface of the first nitride single crystal to selectively form a plurality of pits in a high dislocation density area; and growing a second nitride single crystal on the first nitride single crystal to maintain the pits to be void.Type: ApplicationFiled: September 18, 2007Publication date: May 1, 2008Inventors: Rak Jun Choi, Kureshov Vladimir, Bang Won Oh, Gil Han Park, Hee Seok Park, Seong Eun Park, Young Min Park, Min Ho Kim
-
Patent number: 7344997Abstract: A semiconductor substrate comprising a semiconductor base, a dielectric layer formed in at least a part of an area on the semiconductor base, and a single crystal semiconductor layers having mutually different film thicknesses, disposed on the dielectric layer and formed by epitaxial growth.Type: GrantFiled: July 28, 2005Date of Patent: March 18, 2008Assignee: Seiko Epson CorporationInventor: Juri Kato
-
Publication number: 20080026548Abstract: An optical film having a thin film stacked and optical characteristics close to design values is provided. In a vacuum chamber (2), a rotating drum (3) holding a substrate (4), an Si target (22) for forming a metal film on a film forming plane of the substrate (4), a Ta target (23), and an ECR reaction chamber (30) for reacting the metal film to a reaction gas by plasma, are provided. A film forming apparatus (51) is provided with an ion gun (11) for accelerating reaction of the film formed on the film forming plane by irradiating the film forming plane with ion beams, and the metal film formation, the gas reaction and the reaction acceleration by using ion beams are repeatedly performed.Type: ApplicationFiled: March 29, 2005Publication date: January 31, 2008Inventors: Noriaki Tani, Taizo Morinaka, Toshihiro Suzuki, Masahiro Matsumoto
-
Patent number: 7268079Abstract: A method for fabricating a semiconductor and at least one second semiconductor zone of a semiconductor component having a semiconductor body having a first semiconductor zone. At least one field zone arranged in an edge region of the semiconductor body is reduced in size by means of an etching method. In another embodiment, the semiconductor body is partially removed in a region outside the first semiconductor zone. At least one second semiconductor zone is then fabricated in the partially removed region.Type: GrantFiled: August 19, 2005Date of Patent: September 11, 2007Assignee: Infineon Technologies AGInventors: Elmar Falck, Franz-Josef Niedernostheide, Hans-Joachim Schulze, Reiner Barthelmess
-
Patent number: 7250359Abstract: A semiconductor structure including a semiconductor substrate, at least one first crystalline epitaxial layer on the substrate, the first layer having a surface which is planarized, and at least one second crystalline epitaxial layer on the at least one first layer. In another embodiment of the invention there is provided a semiconductor structure including a silicon substrate, and a GeSi graded region grown on the silicon substrate, compressive strain being incorporated in the graded region to offset the tensile strain that is incorporated during thermal processing. In yet another embodiment of the invention there is provided a semiconductor structure including a semiconductor substrate, a first layer having a graded region grown on the substrate, compressive strain being incorporated in the graded region to offset the tensile strain that is incorporated during thermal processing, the first layer having a surface which is planarized, and a second layer provided on the first layer.Type: GrantFiled: December 17, 2001Date of Patent: July 31, 2007Assignee: Massachusetts Institute of TechnologyInventor: Eugene A. Fitzgerald
-
Patent number: 7189592Abstract: A robust single-chip hydrogen sensor and a method for fabricating such a sensor. By utilizing an interconnect metallization material that is the same or similar to the material used to sense hydrogen, or that is capable of withstanding an etchant used to pattern a hydrogen sensing portion, device yields are improved over prior techniques.Type: GrantFiled: May 3, 2004Date of Patent: March 13, 2007Assignee: Honeywell International Inc.Inventor: James M. O'Connor
-
Patent number: 7084041Abstract: A method of manufacturing a bipolar device including pre-treatment using germane gas and a bipolar device manufactured by the same. The method includes forming a single crystalline silicon layer for a base region on a collector region; and forming a polysilicon layer for an emitter region thereon. Here, before the polysilicon layer is formed, the single crystalline silicon layer is pre-treated using germane gas. Thus, an oxide layer is removed from the single crystalline silicon layer, and a germanium layer is formed on the single crystalline silicon layer, thus preventing Si-rearrangement.Type: GrantFiled: March 5, 2004Date of Patent: August 1, 2006Assignee: Samsung Electronics, Co., Ltd.Inventors: Hwa-sung Rhee, Jae-yoon Yoo, Ho Lee, Seung-hwan Lee, Byou-ree Lim
-
Patent number: 7060516Abstract: A method for integrating optical devices in a single growth step by utilizing a combination of Selective Area Growth and Etch (SAGE) is provided. An first device is formed between a set of oxide-masked regions, whilst a second device is formed in an adjacent planar region. By use of Selected Area Growth and Etch (SAGE), in which the growth between the oxide-masked regions is greater than the growth in the planar region, and in which the etch rate in the area between the oxide-masked regions is substantially the same as that in the planar region, the number of active quantum layers for the first device are formed between the oxide-masked regions, and a different number of layers for the second device is formed in the planar region.Type: GrantFiled: September 30, 2003Date of Patent: June 13, 2006Assignee: Bookham Technology, PLCInventors: Rick W. Glew, Ian B. Betty, Jonathan Greenspan
-
Patent number: 7056789Abstract: The present invention relates to a semiconductor substrate production method, field effect transistor production method, semiconductor substrate and field effect transistor which, together with having low penetrating dislocation density and low surface roughness, prevent worsening of surface and interface roughness during heat treatment of a device production process and so forth. A production method of a semiconductor substrate W, in which SiGe layers 2 and 3 are formed on an Si substrate 1, is comprised of a heat treatment step in which heat treatment is performed either during or after the formation of the SiGe layers by epitaxial growth, at a temperature that exceeds the temperature of the epitaxial growth, and a polishing step in which irregularities in the surface formed during the heat treatment are removed by polishing following formation of the SiGe layers.Type: GrantFiled: August 23, 2002Date of Patent: June 6, 2006Assignee: Sumitomo Mitsubishi Silicon CorporationInventors: Ichiro Shiono, Kazuki Mizushima, Kenji Yamaguchi
-
Patent number: 7022593Abstract: A method for forming strain-relaxed SiGe films comprises depositing a graded strained SiGe layer on a substrate in which the concentration of Ge is greater at the interface with the substrate than at the top of the layer. The strained SiGe film is subsequently oxidized, producing a strain-relaxed SiGe film with a substantially uniform Ge concentration across the thickness of the film. The relaxed SiGe layer may be used to form a strained silicon layer on a substrate.Type: GrantFiled: March 11, 2004Date of Patent: April 4, 2006Assignee: ASM America, Inc.Inventors: Chantal J. Arena, Pierre Tomasini, Nyles W. Cody
-
Patent number: 7022592Abstract: Semiconductor devices, and methods of fabricating, having ammonia-treated polysilicon devices are provided. A substrate is provided upon which a polysilicon layer is formed. The polysilicon layer is treated with ammonia. Thereafter, portions of the polysilicon layer may be oxidized, forming poly-oxide regions. The poly-oxide regions may be used, for example, to form the poly-oxide layer of a split-gate transistor. The ammonia treatment reduces the tendency of the polysilicon to oxidize along the grain boundaries, thereby allowing smaller designs to be fabricated without bridging occurring between polysilicon structures.Type: GrantFiled: October 3, 2003Date of Patent: April 4, 2006Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Ting Chu, Yeur-Luen Tu
-
Patent number: 6858907Abstract: A semiconductor device includes: a silicon substrate; a source/drain region formed in the substrate including a lightly doped region and an adjacent heavily doped region, the depth of the heavily doped region being greater than the depth of the lightly doped region; a gate oxide layer on the silicon substrate; and a notched gate electrode on the substrate, the notched gate electrode including a notch along an outer side surface of a lower portion such that a top portion of the notched gate electrode is wider than the lower portion, the gate oxide layer extending between the interface of the notched gate electrode and the substrate, and a gate poly oxide layer provided along an outer side surface of the notched gate electrode and along an inner wall of the notch, a portion of the lightly doped region being under the notch.Type: GrantFiled: April 2, 2002Date of Patent: February 22, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Hyuk-Ju Ryu, Young-Gun Ko
-
Patent number: 6740583Abstract: Semiconductor processing methods of forming integrated circuitry, and in particular, dynamic random access memory (DRAM) circuitry are described. In one embodiment, a single masking step is utilized to form mask openings over a substrate, and both impurities are provided and material of the substrate is etched through the openings. In one implementation, openings are contemporaneously formed in a photo masking layer over substrate areas where impurities are to be provided, and other areas where etching is to take place. In separate steps, the substrate is doped with impurities, and material of the substrate is etched through the mask openings. In another implementation, two conductive lines are formed over a substrate and a masking layer is formed over the conductive lines. Openings are formed in the masking layer in the same step, with one of the openings being received over one conductive line, and another of the openings being received over the other conductive line.Type: GrantFiled: September 12, 2002Date of Patent: May 25, 2004Assignee: Micron Technology, Inc.Inventor: Werner Juengling
-
Patent number: 6699795Abstract: A method of making a semiconductor structure includes etching an anti-reflective coating layer at a pressure of 10 millitorr or less; etching a nitride layer with a first nitride etch plasma having a first F:C ratio; and etching the nitride layer with a second nitride etch plasma having a second F:C ratio. The first F:C ratio is greater than the second F:C ratio.Type: GrantFiled: March 15, 2002Date of Patent: March 2, 2004Assignee: Cypress Semiconductor Corp.Inventors: Benjamin Schwarz, Chan-Lon Yang, Kiyoko Ikeuchi, Peter Keswick, Lien Lee
-
Patent number: 6555482Abstract: A method for making a MOS transistor includes forming a first gate within a silicon-on-insulator substrate, forming a semiconductor channel region transversely surmounting the first gate, and forming semiconductor drain and source regions on each side of the channel region. The semiconductor channel region and drain and source regions may be produced by epitaxy on an upper surface of the first gate. The channel region may be isolated from the upper surface of the first gate by forming a tunnel under the channel region and at least partially filling the tunnel with a first dielectric. The second gate is formed on the channel region and transverse to the channel region. The second gate may be separated from an upper surface of the channel region by a second dielectric.Type: GrantFiled: March 20, 2001Date of Patent: April 29, 2003Assignee: STMicroelectronics S.A.Inventors: Thomas Skotnicki, Malgorzata Jurczak, Michel Haond
-
Publication number: 20020197830Abstract: The method of the invention for producing a Group III nitride compound semiconductor, employing an etchable substrate which is produced from a material other than the Group III nitride compound semiconductor, includes stacking one or more layers of the Group III nitride compound semiconductor on one face of the substrate and etching the other face of the substrate while stacking one or more semiconductor layers or after completion of stacking one or more semiconductor layers, to thereby reduce the thickness of most of the substrate. The apparatus of present invention for producing a semiconductor through vapor phase growth, contains a substrate for vapor-phase-growing the semiconductor; a source-supplying system for supplying a source for vapor phase growth of the semiconductor; and an etchant-supplying system, wherein the source-supplying system and the etchant-supplying system are isolated through placement of the substrate.Type: ApplicationFiled: June 25, 2002Publication date: December 26, 2002Inventors: Hiroshi Watanabe, Masayoshi Koike
-
Publication number: 20020142523Abstract: A semiconductor device includes: a silicon substrate; a source/drain region formed in the substrate including a lightly doped region and an adjacent heavily doped region, the depth of the heavily doped region being greater than the depth of the lightly doped region; a gate oxide layer on the silicon substrate; and a notched gate electrode on the substrate, the notched gate electrode including a notch along an outer side surface of a lower portion such that a top portion of the notched gate electrode is wider than the lower portion, the gate oxide layer extending between the interface of the notched gate electrode and the substrate, and a gate poly oxide layer provided along an outer side surface of the notched gate electrode and along an inner wall of the notch, a portion of the lightly doped region being under the notch.Type: ApplicationFiled: April 2, 2002Publication date: October 3, 2002Applicant: Samsung Electronics Co., Ltd.Inventors: Hyuk-Ju Ryu, Young-Gun Ko
-
Patent number: 6388253Abstract: A method and apparatus for reducing lot to lot CD variation in semiconductor wafer processing feeds back information gathered during inspection of a wafer, such as after photoresist application, exposure and development, to upcoming lots that will be going through the photolithography process, and feeds forward information to adjust the next process the inspected wafer will undergo (e.g., the etch process). Embodiments include forming a feature such as an etch mask on a semiconductor wafer at a “photo cell” by a photolithography process, then conventionally imaging the feature with a CD-SEM to measure its CD and other sensitive parameters. The measured parameters are linked, via the feature's SEM waveform, to photolithography adjustable parameters such as stepper focus and exposure settings.Type: GrantFiled: November 2, 2000Date of Patent: May 14, 2002Assignee: Applied Materials, Inc.Inventor: Bo Su
-
Patent number: 6362474Abstract: Described here is a method of forming a thin-film portion for allowing electrons produced from a transmission electron microscope to pass therethrough at a portion to be observed of a semiconductor and effecting a predetermined etching process on the thin-film portion thereby to create a semiconductor sample for the transmission electron microscope. Prior to the execution of the etching process, grooves for reducing a stress introduced into the thin-film portion by the etching process are defined in the thin-film portion.Type: GrantFiled: August 31, 1999Date of Patent: March 26, 2002Assignee: Oki Electric Industry Co., Ltd.Inventor: Masao Okihara
-
Patent number: 6291321Abstract: A semiconductor structure including a semiconductor substrate, at least one first crystalline epitaxial layer on the substrate, the first layer having a surface which is planarized, and at least one second crystalline epitaxial layer on the at least one first layer. In another embodiment of the invention there is provided a semiconductor structure including a silicon substrate, and a GeSi graded region grown on the silicon substrate, compressive strain being incorporated in the graded region to offset the tensile strain that is incorporated during thermal processing. In yet another embodiment of the invention there is provided a semiconductor structure including a semiconductor substrate, a first layer having a graded region grown on the substrate, compressive strain being incorporated in the graded region to offset the tensile strain that is incorporated during thermal processing, the first layer having a surface which is planarized, and a second layer provided on the first layer.Type: GrantFiled: March 9, 1999Date of Patent: September 18, 2001Assignee: Massachusetts Institute of TechnologyInventor: Eugene A. Fitzgerald
-
Patent number: 6171935Abstract: A process for producing an epitaxial layer with laterally varying doping includes the following steps: (a) applying a patterned insulator layer to a semiconductor body; (b) growing a first epitaxial layer on the semiconductor body and the patterned insulator layer so that monocrystalline regions are formed over the semiconductor body and polycrystalline regions are formed over the patterned insulator layer, the angle of inclination (&agr;) of the interface between the monocrystalline regions and the polycrystalline regions depending on the grain size of the polycrystalline regions; (c) removing the polycrystalline regions and the insulator layer, and (d) growing a second epitaxial layer which, together with the monocrystalline regions of the first epitaxial layer, forms the epitaxial layer.Type: GrantFiled: May 24, 1999Date of Patent: January 9, 2001Assignee: Siemens AktiengesellschaftInventors: Paul Nance, Wolfgang Werner
-
Patent number: 6100172Abstract: The present invention provides a method for forming self-aligned spacers on the horizontal surfaces while removing spacer material from the vertical surfaces. The preferred method uses a resist that can be made insoluble to developer by the use of an implant. By conformally depositing the resist over a substrate having both vertical and horizontal surfaces, implanting the resist, and developing the resist, the resist is removed from the vertical surfaces while remaining on the horizontal surfaces. Thus, a self-aligned spacer is formed on the horizontal surfaces while the spacer material is removed from the vertical surfaces. This horizontal-surface spacer can then be used in further fabrication. The preferred method can be used in many different processes where there is exists a need to differentially process the vertical and horizontal surfaces of a substrate.Type: GrantFiled: October 29, 1998Date of Patent: August 8, 2000Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, Paul A. Rabidoux