Into Polycrystalline Region Patents (Class 438/532)
-
Publication number: 20090170298Abstract: Processes and machines for producing large area sheets or films of crystalline, polycrystalline, or amorphous material are set forth; the production of such sheets being valuable for the manufacturing of solar photovoltaic cells, flat panel displays and the like. In one embodiment the surface of a rotating cylindrical workpiece (10) is implanted with an ion beam (30), whereby a layer of weakened material if formed below the surface, whereby sheet (20) may be detached and peeled off in an unrolling fashion, producing arbitrarily large, monolithic sheets. Optional annealing heater (40) may be used to improve the quality of the film. The sheet may also be optionally supported on a temporary or permanent handle (50) which may be rigid sheet such as glass, or a flexible sheet, such as a polymer film. Representative pinch roller (60) may assist in the lamination of handle (50) to sheet (20) before or after the point of separation of sheet (20) from workpiece (10).Type: ApplicationFiled: February 18, 2008Publication date: July 2, 2009Applicant: VAXIS TECHNOLOGIES LLCInventor: Adam Alexander Brailove
-
Patent number: 7550355Abstract: A boron ion stream may be used to implant ions, such as boron ions, into the sidewalls of an active area, such as an NFET active area. The boron ion stream has both vertical tilt and horizontal rotation components relative to the sidewalls and/or the silicon device, to provide a better line of sight onto the sidewalls. This may allow components of the silicon device to be moved closer together without unduly reducing the effectiveness of boron doping of NFET active area sidewalls, and provides an improved line of sight of a boron ion stream onto the sidewalls of an NFET active area prior to filling the surrounding trench with STI material.Type: GrantFiled: August 29, 2005Date of Patent: June 23, 2009Assignee: Toshiba America Electronic Components, Inc.Inventor: Yusuke Kohyama
-
Patent number: 7507646Abstract: With conventional device, the quantity of complex defects differs with each semiconductor device because the concentration of impurities intrinsically contained differs for each silicon wafer. Consequently, there is an undesirable variation in characteristics among the semiconductor devices. The invention provides a method for manufacturing PIN type diode which comprises an intermediate semiconductor region in which complex defects are formed. The method comprises introducing impurities (for example, carbon), which are the sane kind of impurities intrinsically contained in the intermediate semiconductor region, into the intermediate semiconductor region, and irradiating the intermediate semiconductor region with helium ions to form point defects.Type: GrantFiled: May 19, 2006Date of Patent: March 24, 2009Assignee: Toyota Jidosha Kabushiki KaishaInventors: Shinya Yamazaki, Tomoyoshi Kushida, Takahide Sugiyama
-
Patent number: 7495347Abstract: A method that includes providing a semiconductor substrate having a mask on a surface thereof. The mask includes a first region having no masking elements and a second region having a plurality of masking elements. Each of the plurality of masking elements has a dimension that is equal to a first length, the first length less than twice a diffusion length of a dopant. The method further includes bombarding the semiconductor substrate and masking element with ions of the dopant. The ions form a first impurity concentration in the first region and a second impurity concentration in the second region.Type: GrantFiled: June 30, 2005Date of Patent: February 24, 2009Assignee: Xerox CorporationInventors: Alan D. Raisanen, Shelby F. Nelson
-
Patent number: 7407850Abstract: The present invention facilitates semiconductor fabrication by providing methods of fabrication that employ high-k dielectric layers. An n-type well region (304) is formed within a semiconductor body (302). A threshold voltage adjustment implant is performed by implanting a p-type dopant into the n-type well region to form a counter doped region (307). A high-k dielectric layer (308) is formed over the device (300). A polysilicon layer (310) is formed on the high-k dielectric layer and doped n-type. The high-k dielectric layer (308) and the polysilicon layer (310) are patterned to form polysilicon gate structures. P-type source/drain regions (306) are formed within the n-type well region (304).Type: GrantFiled: March 29, 2005Date of Patent: August 5, 2008Assignee: Texas Instruments IncorporatedInventors: Ramesh Venugopal, Christoph Wasshuber, David Barry Scott
-
Publication number: 20080064192Abstract: Embodiments relate to a method for forming a semiconductor device in which a first oxide layer may be deposited over a surface of a semiconductor substrate including high-voltage (HV) and low-voltage (LV) wells, the first oxide layer having a predetermined thickness corresponding to a high-voltage (HV) area of the well. A first photoresist pattern may be formed over a surface of the first oxide layer. An etching process may be performed using the first photoresist pattern as a mask, so that the first oxide layer is selectively etched until the semiconductor substrate is partially exposed, to form a first oxide layer pattern. A second oxide layer may be deposited over a surface of the semiconductor substrate including the first oxide layer pattern using the first photoresist pattern as a mask, the second oxide layer having a predetermined thickness corresponding to a low-voltage (LV) area of the well. The first photoresist pattern may be removed.Type: ApplicationFiled: August 29, 2007Publication date: March 13, 2008Inventor: Jea-Hee Kim
-
Patent number: 7338865Abstract: The present invention provides a method of manufacturing a semiconductor device. The semiconductor device (100), among other possible elements, includes a first transistor (120) located over a semiconductor substrate (110), wherein the first transistor (120) has a gate electrode (135) that includes a metal silicide layer 135a over which is located a silicon gate layer (135b) together which have a work function associated therewith, and a second transistor (125) located over the semiconductor substrate (110) and proximate the first transistor (120), wherein the second transistor (125) also includes a gate electrode (160) that includes a metal silicide layer (160a) over which is located a silicon gate layer (160b) together which have a different work function from that of the first gate electrode (135) associated therewith.Type: GrantFiled: July 23, 2004Date of Patent: March 4, 2008Assignee: Texas Instruments IncorporatedInventors: Robert W. Murto, Luigi Colombo, Mark R. Visokay
-
Patent number: 7314812Abstract: A method for reducing the effective thickness of a gate oxide using nitrogen implantation and anneal subsequent to dopant implantation and activation is provided. More particularly, the present invention provides a method for fabricating semiconductor devices, for example, transistors, which include a hardened gate oxide and which may be characterized by a relatively large nitrogen concentration at the polysilicon/gate oxide interface and a relatively small nitrogen concentration within the gate oxide and at the gate oxide/substrate interface. Additionally, the present invention provides a method for fabricating a semiconductor device having a metal gate strap (e.g., a metal silicide layer) disposed over the polysilicon layer thereof, which device includes a hardened gate oxide and which may be characterized by a relatively large nitrogen concentration at the silicide/polysilicon interface to substantially prevent cross-diffusion.Type: GrantFiled: August 28, 2003Date of Patent: January 1, 2008Assignee: Micron Technology, Inc.Inventor: Zhongze Wang
-
Publication number: 20070298596Abstract: In a method of removing a photoresist pattern, a photoresist pattern may be formed on an object layer. Impurities may be implanted into the object layer by a first ion implantation process employing the first photoresist pattern as a first ion implantation mask. The photoresist pattern hardened by the first ion implantation process may be transformed into a first water-soluble photoresist pattern. The water-soluble photoresist pattern may be removed from the object layer.Type: ApplicationFiled: June 15, 2007Publication date: December 27, 2007Inventors: Keum-Joo Lee, Kyoung-Chul Kim, Byoung-Yong Gwak
-
Patent number: 7307008Abstract: Methods of forming a cell pad contact hole on an integrated circuit include forming adjacent gates on an integrated circuit substrate having a source/drain region extending between the gates. Gate spacers are formed on facing sidewalls of the adjacent gates. A cell pad contact hole is formed aligned to the gates and gate spacers that exposes the source/drain region in the integrated circuit substrate. A first poly film is formed in the cell pad contact hole. An ion region is formed in the source/drain region by ion-implanting through the first poly film and a second poly film is formed on the first poly film that substantially fills the cell pad contact hole.Type: GrantFiled: July 18, 2003Date of Patent: December 11, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Chul Oh, Gyo-Young Jin
-
Patent number: 7291546Abstract: A method of fabricating a non-volatile memory cell on a semiconductor substrate is disclosed. An area of a first region of the semiconductor substrate designated for a layer of floating polysilicon is blocked while a second region of the semiconductor substrate designated for a layer of non-floating polysilicon is exposed. Exposed regions of the semiconductor substrate are doped with charges.Type: GrantFiled: June 21, 2004Date of Patent: November 6, 2007Assignee: Altera CorporationInventors: Irfan Rahim, Fangyun Richter
-
Patent number: 7268065Abstract: A method of manufacturing a microelectronic device including forming an opening in a dielectric layer located over a substrate, forming a semi-conductive layer substantially conforming to the opening, and forming a conductive layer substantially conforming to the semi-conductive layer. At least a portion of the semi-conductive layer is doped by implanting through the conductive layer. The semi-conductive layer and the conductive layer may then be annealed.Type: GrantFiled: June 18, 2004Date of Patent: September 11, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Tung Lin, Chih-Wei Chang, Chii-Ming Wu, Mei-Yun Wang, Chiang-Ming Chuang, Shau-Lin Shue
-
Patent number: 7259070Abstract: Disclosed are semiconductor devices and methods for fabricating the same. According to one embodiment, the method includes sequentially forming a gate insulation layer and a conductive layer on a semiconductor substrate. A buried impurity region is then formed in the semiconductor substrate. Thus, the gate insulation layer is formed before forming the buried impurity region, thereby substantially reducing impurity diffusion that can be caused by a thermal process for forming the gate insulation layer. In addition, the gate insulation layer is not exposed, thus protecting the gate insulation layer from being recessed.Type: GrantFiled: January 4, 2005Date of Patent: August 21, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Min-Kyu Kang, Won-Hyung Ryu
-
Patent number: 7230303Abstract: The present invention provides a semiconductor memory device with reduced soft error rate (SER) and a method for fabricating such a device. The semiconductor memory device includes a plurality of implants of impurity ions that provide for a reduced number of minority carriers having less mobility. A fabrication process for the semiconductor memory includes a “non-retrograde” implant of impurity ions that is effective to suppress the mobility and lifetime of minority carriers in the devices, and a “retrograde” implant of impurity ions that is effective to substantially increase the doping concentration at the well bottom to slow down or eliminate additional minority carriers.Type: GrantFiled: October 15, 2004Date of Patent: June 12, 2007Assignee: GSI Technology, Inc.Inventor: I Chi Liao
-
Patent number: 7223649Abstract: Embodiments prevent or substantially reduce diffusion of a P-type impurity into a channel region in a PMOS transistor having a dual gate. Some embodiments include forming a device isolation film on a semiconductor substrate, forming a channel impurity region in an active region of the semiconductor substrate, and forming a gate insulation layer including a silicon oxide layer and a silicon oxide nitride layer on the semiconductor substrate. Also, the embodiments can include forming a polysilicon layer containing an N-type impurity on the gate insulation layer, and forming a gate electrode by selectively ion-implanting a P-type impurity into the polysilicon layer formed in a PMOS transistor region of the circuit region. The embodiments further include forming a conductive metal layer and a gate upper insulation layer on the gate electrode, and forming a gate stack in a gate region.Type: GrantFiled: August 18, 2004Date of Patent: May 29, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Chul Oh, Wook-Je Kim, Nak-Jin Son, Se-Myeong Jang, Gyo-Young Jin
-
Patent number: 7189623Abstract: A method of forming a transistor gate includes forming a gate oxide layer over a semiconductive substrate. Chlorine is provided within the gate oxide layer. A gate is formed proximate the gate oxide layer. In another method, a gate and a gate oxide layer are formed in overlapping relation, with the gate having opposing edges and a center therebetween. At least one of chlorine or fluorine is concentrated in the gate oxide layer within the overlap more proximate at least one of the gate edges than the center. Preferably, the central region is substantially undoped with fluorine and chlorine. The chlorine and/or fluorine can be provided by forming sidewall spacers proximate the opposing lateral edges of the gate, with the sidewall spacers comprising at least one of chlorine or fluorine. The spacers are annealed at a temperature and for a time effective to diffuse the fluorine or chlorine into the gate oxide layer to beneath the gate.Type: GrantFiled: August 31, 2005Date of Patent: March 13, 2007Assignee: Micron Technology, Inc.Inventors: Salman Akram, Akram Ditali
-
Patent number: 7186631Abstract: Provided is a method for manufacturing a semiconductor device comprising forming a device isolation layer on a semiconductor substrate; forming gate insulating layers on the upper part of the semiconductor substrate having the device isolation layers formed thereon; forming an undoped layer for a gate electrode; implanting mixed dopant ions consisting of at least two dopant ions containing 11B ions into the undoped layer, utilizing an ion-implantation mask; and heat-treating the mixed dopant ion-implanted layer.Type: GrantFiled: August 11, 2005Date of Patent: March 6, 2007Assignee: Hynix Semiconductor Inc.Inventors: Seung Woo Jin, Min Yong Lee, Kyoung Bong Rouh
-
Patent number: 7091116Abstract: Disclosed is an example method of manufacturing a semiconductor device. The disclosed example method includes depositing a gate insulating layer on an active region of a self aligned silicide (salicide) region and a non-self aligned silicide (salicide) region of a semiconductor substrate, forming a gate electrode, a poly crystal silicon layer, on the gate insulating layer of the self aligned silicide (salicide) region, and forming a spacer on both sidewalls of the gate electrode.Type: GrantFiled: December 26, 2003Date of Patent: August 15, 2006Assignee: Dongbu Electronics, Co., Ltd.Inventors: Byoung Yoon Seo, Teresa Lim
-
Patent number: 7061031Abstract: A method of fabricating a high-sensitivity image sensor is disclosed. The disclosed method comprises: etching a predetermined region of active silicon and a buried oxide layer by using a mask over an SOI substrate to expose an N-type silicon substrate; implanting P-type ions into the exposed N-type silicon substrate to form a P-type region; forming crossed active silicon by patterning the rest of the active silicon not etched while the active silicon is etched to expose the N-type silicon substrate; implanting P-type ions into first two predetermined regions facing each other of the crossed active silicon to form P-type regions; implanting N-type ions into second two predetermined regions facing each other except for the P-type regions of the crossed active silicon to form N-type regions; forming a gate oxide layer and a gate electrode on the crossed active silicon; and forming a connection part to connect the P-type region of the crossed active silicon to the P-type region of the silicon substrate.Type: GrantFiled: December 30, 2004Date of Patent: June 13, 2006Assignee: Korea Electronics Technology InstituteInventor: Hoon Kim
-
Patent number: 7052955Abstract: A method for manufacturing a semiconductor device including an electrode having a lower silicon layer and an upper silicon layer which is formed on the lower silicon layer. A concentration of impurities in the upper silicon layer is higher than a concentration of impurities in the lower silicon layer.Type: GrantFiled: November 25, 2002Date of Patent: May 30, 2006Assignee: Oki Electric Industry Co., Ltd.Inventor: Shoji Yo
-
Patent number: 7045427Abstract: A method for fabricating a transistor on a semiconductor substrate includes varying a polysilicon doping level near a first and second edge of a diffusion region with a polysilicon doping level of a center region of a polysilicon region.Type: GrantFiled: April 22, 2004Date of Patent: May 16, 2006Assignee: Altera CorporationInventors: Peter McElheny, Priya Selvaraj, Yow-Juang (Bill) Liu, Francois Gregoire
-
Patent number: 7030444Abstract: A split gate flash memory cell structure is disclosed for prevention of reverse tunneling. A gate insulator layer is formed over a semiconductor surface and a floating gate is disposed over the gate insulator layer. A floating gate insulator layer is disposed over the floating gate and sidewall insulator spacers are disposed along bottom portions of the floating gate sidewall adjacent to said gate insulator layer. The sidewall insulator spacers are formed from a spacer insulator layer that had been deposited in a manner that constitutes a minimal expenditure of an available thermal budget and etching processes used in fashioning the sidewall insulator spacers etch the spacer insulator layer faster than the gate insulator layer and the floating gate insulator layer. An intergate insulator layer is disposed over exposed portions of the gate insulator layer, the floating gate, the floating gate insulator layer and the sidewall insulator spacers.Type: GrantFiled: February 25, 2004Date of Patent: April 18, 2006Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuo-Chi Tu, Wen-Ting Chu, Yi-Shing Chang, Yi-Jiun Lin
-
Patent number: 6977204Abstract: The present invention provides a method for forming a contact plug in a semiconductor device capable of preventing an increase of contact resistance caused by a decrease in dopant concentration and suppressing diffusions of dopants implanted into the contact. The dopants are doped in a manner to allow the conductive layer to have different doping distributions with respect to a thickness. Particularly, the dopants are doped until reaching a target deposition thickness by gradually increasing a concentration of the dopants from a first concentration to a second concentration for an interval from an initial deposition of the conductive layer to the target deposition thickness, and the second concentration is consistently maintained throughout for an interval from the target deposition thickness to a complete deposition thickness.Type: GrantFiled: July 8, 2003Date of Patent: December 20, 2005Assignee: Hynix Semiconductor Inc.Inventor: Sung-Jae Joo
-
Patent number: 6972232Abstract: There is provided a method of manufacturing a high quality P-channel trench MOSFET which stably operates. In the method of manufacturing a P-channel trench MOSFET having a P-type gate electrode, the process in which BF2 ions are implanted into a polycrystalline silicon film and thereafter the heat treatment is carried out is performed plural times to thereby form the gate electrode, and it is possible to provide the P-channel trench MOSFET of high quality which stably operates.Type: GrantFiled: July 29, 2004Date of Patent: December 6, 2005Assignee: Seiko Instruments Inc.Inventor: Jun Osanai
-
Patent number: 6927152Abstract: The present invention relates to a method for fabricating a semiconductor device. The method comprises the steps of: 1. A method for fabricating a semiconductor device, which comprises the steps of: forming a gate line on a semiconductor substrate; forming junction regions in the semiconductor substrate at both sides of the gate line; forming and selectively removing an interlayer insulating film on the substrate to form contact holes exposing the junction regions; forming plugs in the contact holes; and implanting impurity ions into the plugs; and annealing the junction regions.Type: GrantFiled: December 17, 2003Date of Patent: August 9, 2005Assignee: Hynix Semiconductor Inc.Inventors: Seung Woo Jin, Tae Hyeok Lee, Bong Soo Kim
-
Patent number: 6911381Abstract: A diffusion barrier layer comprising TiNxBy is disclosed for protection of gate oxide layers in integrated transistors. The diffusion barrier layer can be fabricated by first forming a TiN layer and then incorporating boron into the TiN layer. The diffusion barrier layer can also be fabricated by forming a TiNxBy layer using a TDMAT process including boron. The diffusion barrier layer can also be fabricated by forming a TiNxBy layer using a CVD process. The diffusion barrier layer is of particular utility in conjunction with tungsten or tungsten silicide conductive layers formed by CVD.Type: GrantFiled: October 6, 2003Date of Patent: June 28, 2005Assignee: Micron Technology Inc.Inventors: Vishnu K. Agarwal, Gurtej S. Sandhu
-
Patent number: 6908803Abstract: The invention encompasses stacked semiconductor devices including gate stacks, wordlines, PROMs, conductive interconnecting lines, and methods for forming such structures. The invention also includes a method of forming a transistor gate comprising: a) forming gate dielectric layer; b) forming a polysilicon gate layer against the gate dielectric layer; and c) doping the polysilicon gate layer with a conductivity-enhancing dopant, the dopant being provided in a concentration gradient within the polysilicon layer, the concentration gradient increasing in a direction toward the gate dielectric layer. The invention also includes a wordline comprising: a) a polysilicon line; a substantially fluorine impervious barrier layer over the polysilicon line; and a b) layer of metal-silicide over the substantially fluorine impervious barrier layer.Type: GrantFiled: December 22, 2003Date of Patent: June 21, 2005Assignee: Micron Technology, Inc.Inventors: Klaus Florian Schuegraf, Carl Powell, Randhir P. S. Thakur
-
Patent number: 6878601Abstract: Described is a method for fabricating a capacitor of a semiconductor device. The method includes the steps of forming an insulating interlayer including a storage node contact hole on a semiconductor substrate, forming a polysilicon layer on the insulating interlayer including the storage node contact hole, and forming a sacrificial resist layer on the polysilicon layer, thereby filling the storage node contact hole with the sacrificial resist layer.Type: GrantFiled: December 19, 2003Date of Patent: April 12, 2005Assignee: Hynix Semiconductor Inc.Inventor: Jeong Soo Kim
-
Patent number: 6867113Abstract: An in-situ deposition and doping method for polycrystalline silicon layers of semiconductor devices. A first intermediate layer of in-situ doped polycrystalline silicon is grown, and a second additional layer of polycrystalline silicon is grown with a lower doping level than that of the first intermediate layer of polycrystalline silicon. In one preferred method, the second doping level is substantially lower than the first doping level. Additionally, a semiconductor memory device of the type having a gate stack is provided. The memory device includes at least one gate layer of polycrystalline silicon, and the gate layer of polycrystalline silicon is formed from a first intermediate layer of polycrystalline silicon with a first doping level, and an overlaying second additional layer of polycrystalline silicon with a second doping level that is lower than the first doping level. In a preferred embodiment, the second doping level is substantially lower than the first doping level.Type: GrantFiled: November 13, 1998Date of Patent: March 15, 2005Assignee: STMicroelectronics S.r.l.Inventor: Raffaele Zambrano
-
Patent number: 6855605Abstract: A method of forming layers, in the same device material, with different thickness or layer height in a semiconductor device comprises forming device material layer or gate electrode layer disposable parts in selected regions of the device layer. The disposable parts can be formed by doping the selected regions to the desired depth d. The as-deposited thickness t of this device layer can be adjusted or modulated after the patterning of the individual devices by removing the disposable parts.Type: GrantFiled: October 30, 2002Date of Patent: February 15, 2005Assignee: Interuniversitair Microelektronica Centrum (IMEC)Inventors: Malgorzata Jurczak, Rita Rooyackers, Emmanuel Augendre, Goncal Badenes
-
Patent number: 6841441Abstract: A method of fabricating first and second gates comprising the following steps. A substrate having a gate dielectric layer formed thereover is provided. The substrate having a first gate region and a second gate region. A thin first gate layer is formed over the gate dielectric layer. The thin first gate layer within the second gate region is masked to expose a portion of the thin first gate layer within the first gate region. The exposed portion of the thin first gate layer is converted to a thin third gate layer portion. A second gate layer is formed over the thin first and third gate layer portions. The second gate layer and the first and third gate layer portions are patterned to form a first gate within first gate region and a second gate within second gate region.Type: GrantFiled: January 8, 2003Date of Patent: January 11, 2005Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Chew Hoe Ang, Eng-Hua Lim, Randall Cher Liang Cha, Jia Zhen Zheng, Elgin Quek, Mei-Sheng Zhou, Daniel Yen
-
Patent number: 6773987Abstract: A method of fabricating a non-volatile memory cell on a semiconductor substrate is disclosed. An area of a first region of the semiconductor substrate designated for a layer of floating polysilicon is blocked while a second region of the semiconductor substrate designated for a layer of non-floating polysilicon is exposed. Exposed regions of the semiconductor substrate are doped with charges.Type: GrantFiled: May 28, 2002Date of Patent: August 10, 2004Assignee: Altera CorporationInventors: Irfan Rahim, Fangyun Richter
-
Patent number: 6750106Abstract: A method of fabricating transistors on a semiconductor substrate is disclosed according to a first embodiment of the present invention. Gate dielectrics of equal thickness are provided to a first and second transistor on the semiconductor substrate. A polysilicon doping level of the first transistor is varied with a polysilicon doping level of the second transistor.Type: GrantFiled: May 28, 2002Date of Patent: June 15, 2004Assignee: Altera CorporationInventors: Peter McElheny, Priya Selvaraj, Bill Liu, Francois Gregoire
-
Patent number: 6750122Abstract: A method of forming a semiconductor structure (see e.g., FIG. 3) includes forming a silicon (e.g., polysilicon) layer 14. The silicon layer 14 is patterned and etched so that at least one sidewall 20 is exposed. An oxygen bearing species (e.g., O2+) is then implanted into the sidewall 20 of the silicon layer 14. In the preferred embodiment, the oxygen bearing species is implanted at an acute angle relative to the plane of the silicon layer 14.Type: GrantFiled: September 29, 1999Date of Patent: June 15, 2004Assignee: Infineon Technologies AGInventor: Thomas Schafbauer
-
Patent number: 6743679Abstract: The present invention includes a technique for making a dual voltage integrated circuit device. A gate dielectric layer is formed on a semiconductor substrate and a gate material layer is formed on the dielectric layer. A first region of the gate material layer is doped to a first nonzero level and a second region of the gate material level is doped to a second nonzero level greater than the first level. A first field effect transistor is defined that has a first gate formed from the first region. Also, a second field effect transistor is defined that has a second gate formed from the second region. The first transistor is operable at a gate threshold voltage greater than the second transistor in accordance with a difference between the first level and the second level.Type: GrantFiled: April 19, 2002Date of Patent: June 1, 2004Assignee: Koninklijke Philips Electronics N.V.Inventors: Xi-Wei Lin, Gwo-Chung Tai
-
Patent number: 6737320Abstract: The present invention provides a method and apparatus for forming a double-doped polysilicon floating gate in a semiconductor memory element. The method includes forming a first dielectric layer on a semiconductor substrate and forming a floating gate above the first dielectric layer, the floating gate comprised of a first layer doped with a first type of dopant material and a second layer doped with a second type of dopant material that is opposite the first type of dopant material in the first layer. The method further includes forming a second dielectric layer above the floating gate, forming a control gate above the second dielectric layer, and forming a source and a drain in the substrate.Type: GrantFiled: August 29, 2002Date of Patent: May 18, 2004Assignee: Micron Technology, Inc.Inventors: Chun Chen, Kirk D. Prall
-
Publication number: 20040087120Abstract: A method of forming the active regions of field effect transistors is proposed. According to the proposed method, shallow implanting profiles for both the halo structures and the source and drain regions can be obtained by carrying out a two-step damaging and amorphizing implantation process. During a first step, the substrate is damaged during a first light ion implantation step and subsequently substantially fully amorphized during a second heavy ion implantation step.Type: ApplicationFiled: May 19, 2003Publication date: May 6, 2004Inventors: Thomas Feudel, Manfred Horstmann, Rolf Stephan
-
Publication number: 20040084754Abstract: A method of modulating grain size in a polysilicon layer and devices fabricated with the method. The method comprises forming the layer of polysilicon on a substrate; and performing an ion implantation of a polysilicon grain size modulating species into the polysilicon layer such that an average resultant grain size of the implanted polysilicon layer after performing a pre-determined anneal is higher or lower than an average resultant grain size than would be obtained after performing the same pre-determined anneal on the polysilicon layer without a polysilicon grain size modulating species ion implant.Type: ApplicationFiled: October 28, 2003Publication date: May 6, 2004Inventors: Peter J. Geiss, Joseph R. Greco, Richard S. Kontra, Emily Lanning
-
Patent number: 6730584Abstract: The invention encompasses stacked semiconductor devices including gate stacks, wordlines, PROMs, conductive interconnecting lines, and methods for forming such structures. The invention also includes a method of forming a transistor gate comprising: a) forming gate dielectric layer; b) forming a polysilicon gate layer against the gate dielectric layer; and c) doping the polysilicon gate layer with a conductivity-enhancing dopant, the dopant being provided in a concentration gradient within the polysilicon layer, the concentration gradient increasing in a direction toward the gate dielectric layer. The invention also includes a wordline comprising: a) a polysilicon line; a substantially fluorine impervious barrier layer over the polysilicon line; and a b) layer of metal-silicide over the substantially fluorine impervious barrier layer.Type: GrantFiled: June 15, 1999Date of Patent: May 4, 2004Assignee: Micron Technology, Inc.Inventors: Klaus Florian Schuegraf, Carl Powell, Randhir P. S. Thakur
-
Patent number: 6716712Abstract: During the production of integrated semiconductor structures, it is often necessary to differently dope immediately adjacent regions. A method is provided for producing two adjacent regions of a predetermined area in an integrated semiconductor, whereby a first region of the two adjacent regions includes a doping with a lower target concentration than a second region. The predetermined area of a semiconductor blank is doped with a dopant until a concentration of the dopant is obtained that is at least as high as the target concentration of the second region. A protective layer is applied to the second region, and the dopant is out-diffused from the first region until a concentration of dopant is obtained that corresponds to the target concentration of the first region.Type: GrantFiled: January 22, 2002Date of Patent: April 6, 2004Assignee: Infineon Technologies AGInventor: Josef Böck
-
Patent number: 6709959Abstract: A semiconductor device is fabricated by introducing an impurity element into a Si substrate by an ion implantation process with an energy set such that the depth of a junction formed in the Si substrate by the impurity element is less than about 50 nm, and then annealing the substrate, wherein the method further includes a step of removing an oxide film from a surface of the Si substrate before the step of ion implantation process.Type: GrantFiled: December 28, 1999Date of Patent: March 23, 2004Assignee: Fujitsu LimitedInventors: Masataka Kase, Toshiki Miyake, Mitsuaki Hori, Kenichi Hikazutani, Manabu Nakamura, Takayuki Wada, Yoshikazu Kataoka
-
Patent number: 6693015Abstract: A capacitor having improved size for enhanced capacitance and a method of forming the same are disclosed. In one embodiment, the capacitor is a stacked container capacitor used in a dynamic random access memory circuit. The capacitor provides a capacitor that has high storage capacitance which provides an increased efficiency for a cell without an increase in the size of the cell.Type: GrantFiled: August 14, 2001Date of Patent: February 17, 2004Assignee: Micron Technology, Inc.Inventor: Robert K. Carstensen
-
Publication number: 20040018702Abstract: A method of semiconductor device manufacture provided includes forming a gate insulating layer upon a single crystal semiconductor substrate, forming a gate electrode made from a polycrystal conductive film upon the gate insulating layer, implanting impurity in the gate electrode and in the surface layer of the semiconductor substrate adjacent to or separate from the gate electrode, performing a first heat treatment, and performing a second heat treatment. The first heat treatment performs heat treatment at a temperature that diffuses the impurity implanted mainly in the gate electrode and controls the diffusion of the impurity implanted in the surface layer of the semiconductor substrate. The second heat treatment performs heat treatment at a higher temperature and for a shorter time than the first heat treatment, and at a temperature that activates the impurity implanted in the semiconductor substrate.Type: ApplicationFiled: October 3, 2002Publication date: January 29, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takayuki Ito, Kyoichi Suguro
-
Patent number: 6682992Abstract: A method of modulating grain size in a polysilicon layer and devices fabricated with the method. The method comprises forming the layer of polysilicon on a substrate; and performing an ion implantation of a polysilicon grain size modulating species into the polysilicon layer such that an average resultant grain size of the implanted polysilicon layer after performing a pre-determined anneal is higher or lower than an average resultant grain size than would be obtained after performing the same pre-determined anneal on the polysilicon layer without a polysilicon grain size modulating species ion implant.Type: GrantFiled: May 15, 2002Date of Patent: January 27, 2004Assignee: International Business Machines CorporationInventors: Peter J. Geiss, Joseph R. Greco, Richard S. Kontra, Emily Lanning
-
Patent number: 6660586Abstract: A process for manufacturing a semiconductor device includes the following steps applied to a semiconductor substrate having, on its main surface, a plurality of separation oxide films, formed in stripes parallel to each other, and gate oxide films formed in the regions placed between separation oxide films, wherein pieces of a polysilicon layer are formed so as to extend from areas above gate oxide films to areas above portions of separation oxide films on both sides of the gate oxide films and wherein a first resist is formed so as to cover the top surfaces of polysilicon layer: the injection step of injecting an impurity into polysilicon layer above separation oxide films; and the thermal diffusion step of carrying out a heat processing so that the injected impurity diffuses to the regions above gate oxide films within polysilicon layer.Type: GrantFiled: March 13, 2002Date of Patent: December 9, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Ippei Shimizu, Satoshi Shimizu, Tadashi Omae
-
Patent number: 6656822Abstract: A method of decreasing the dielectric constant of a dielectric layer. First, a dielectric layer is formed on a first conductive layer. A substance is then implanted into the dielectric layer.Type: GrantFiled: June 28, 1999Date of Patent: December 2, 2003Assignee: Intel CorporationInventors: Brian S. Doyle, Brian Roberds, Sandy S. Lee, Quat Vu
-
Publication number: 20030216013Abstract: A method of modulating grain size in a polysilicon layer and devices fabricated with the method. The method comprises forming the layer of polysilicon on a substrate; and performing an ion implantation of a polysilicon grain size modulating species into the polysilicon layer such that an average resultant grain size of the implanted polysilicon layer after performing a pre-determined anneal is higher or lower than an average resultant grain size than would be obtained after performing the same pre-determined anneal on the polysilicon layer without a polysilicon grain size modulating species ion implant.Type: ApplicationFiled: May 15, 2002Publication date: November 20, 2003Applicant: International Business Machines CorporationInventors: Peter J. Geiss, Joseph R. Greco, Richard S. Kontra, Emily Lanning
-
Publication number: 20030199154Abstract: In accordance with one embodiment of the present invention, a method of interfacing a poly-metal stack and a semiconductor substrate is provided where an etch stop layer is provided in a polysilicon region of the stack. The present invention also addresses the relative location of the etch stop layer in the polysilicon region and a variety of stack materials and oxidation methods. The etch stop layer may be patterned within the poly or may be a continuous conductive etch stop layer in the poly. The present invention also relates more broadly to a process for forming wordline architecture of a memory cell. In accordance with another embodiment of the present invention, a semiconductor structure is provided comprising a poly-metal stack formed over a semiconductor substrate where the interface between an oxidation barrier placed over the stack and an oxidized portion of the stack lies along the sidewall of the poly.Type: ApplicationFiled: May 14, 2003Publication date: October 23, 2003Inventor: Vishnu K. Agarwal
-
Patent number: 6630391Abstract: A diffusion barrier layer comprising TiNxBy is disclosed for protection of gate oxide layers in integrated transistors. The diffusion barrier layer can be fabricated by first forming a TiN layer and then incorporating boron into the TiN layer. The diffusion barrier layer can also be fabricated by forming a TiNxBy layer using a TDMAT process including boron. The diffusion barrier layer can also be fabricated by forming a TiNxBy layer using a CVD process. The diffusion barrier layer is of particular utility in conjunction with tungsten or tungsten silicide conductive layers formed by CVD.Type: GrantFiled: April 20, 2001Date of Patent: October 7, 2003Assignee: Micron Technology, Inc.Inventors: Vishnu K. Agarwal, Gurtej S. Sandhu
-
Patent number: 6620689Abstract: A method of fabricating a flash memory cell. The method includes the steps of providing a semiconductor substrate; forming a first gate insulating layer; forming a first conductive layer; forming a barrier layer; removing a portion of the barrier layer to form a first opening; performing an angled implant on the exposed surface of the first conductive layer; forming a floating gate insulating layer; removing the barrier layer; forming a floating gate and a first gate insulating layer; forming a second insulating layer; forming a second conductive layer; removing portions of the second conductive layer and the second insulating layer to form a second opening and a third opening; forming a source region on the substrate; forming spacers on the sidewalls of the second opening and the third opening; and forming drain regions on the substrate within the third opening.Type: GrantFiled: May 15, 2002Date of Patent: September 16, 2003Assignee: Nanya Technology CorporationInventor: Shian-Jyh Lin