Using Structure Alterable To Conductive State (i.e., Antifuse) Patents (Class 438/600)
-
Patent number: 7713857Abstract: A first via opening is formed to a first conductor and a second via opening is formed to a second conductor. The first and second via openings are formed through insulative material. Then, the first conductor is masked from being exposed through the first via opening and to leave the second conductor outwardly exposed through the second via opening. An antifuse dielectric is formed within the second via opening over the exposed second conductor while the first conductor is masked. Then, the first conductor is unmasked to expose it through the first via opening. Then, conductive material is deposited to within the first via opening in conductive connection with the first conductor to form a conductive interconnect within the first via opening to the first conductor and to within the second via opening over the antifuse dielectric to form an antifuse comprising the second conductor, the antifuse dielectric within the second via opening and the conductive material deposited to within the second via opening.Type: GrantFiled: March 20, 2008Date of Patent: May 11, 2010Assignee: Micron Technology, Inc.Inventors: Jasper Gibbons, Darren Young
-
Publication number: 20100109122Abstract: Methods of fabricating a multi-layer semiconductor structure are provided. In one embodiment, a method includes depositing a first dielectric layer over a semiconductor structure, depositing a first metal layer over the first dielectric layer, patterning the first metal layer to form a plurality of first metal lines, and depositing a second dielectric layer over the first metal lines and the first dielectric layer. The method also includes removing a portion of the second dielectric layer over selected first metal lines to expose a respective top surface of each of the selected first metal lines. The method further includes reducing a thickness of the selected first metal lines to be less than a thickness of the unselected first metal lines. A multi-layer semiconductor structure is also provided.Type: ApplicationFiled: November 5, 2008Publication date: May 6, 2010Applicant: STMICROELECTRONICS INC.Inventors: Hai Ding, Fuchao Wang, Zhiyong Xie
-
Publication number: 20100102316Abstract: A test structure and a method for fabricating the same are disclosed. The test structure includes a plurality of sampling lines over a substrate located between a plurality of a first grounding lines and a plurality of a second grounding lines. The sampling lines are selectively electrically coupled to the first grounding line or the second grounding line and include at least one programmed defect. A double-patterning fabricating approach is utilized to produce such test structure which may be applied to a charged particle beam such as an electron-beam defect inspection system.Type: ApplicationFiled: October 27, 2008Publication date: April 29, 2010Inventor: Hong Xiao
-
Publication number: 20100090253Abstract: Programmable power management using a nanotube structure is disclosed. In one embodiment, a method includes coupling a nanotube structure of an integrated circuit to a conductive surface when a command is processed, and enabling a group of transistors of the integrated circuit based on the coupling the nanotube structure to the conductive surface. A current may be applied to the nanotube structure to couple the nanotube structure to the conductive surface. The nanotube structure may be formed from a material chosen from one or more of a polymer, carbon, and a composite material. The group of transistors may be enabled during an activation sequence of the integrated circuit. In addition, one or more transistors of the group of transistors may be disengaged from the one or more power sources (e.g., to minimize leakage) when the nanotube structure is decoupled from the conductive surface.Type: ApplicationFiled: December 16, 2009Publication date: April 15, 2010Inventor: JONATHAN BYRN
-
Patent number: 7691684Abstract: A method of forming an antifuse forms a material layer and then patterns the material layer into a fin. The center portion of the fin is converted into a substantially non-conductive region and the end portions of the fin into conductors. The process of converting the center portion of the fin into an insulator allows a process of heating the fin above a predetermined temperature to convert the insulator into a conductor. Thus, the fin-type structure that can be selectively converted from an insulator into a permanent conductor using a heating process.Type: GrantFiled: July 31, 2008Date of Patent: April 6, 2010Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Chung H. Lam, Edward J. Nowak
-
Publication number: 20100078759Abstract: A metal-insulator diode is disclosed. In one aspect, the metal-insulator diode comprises first and second electrode and first and second insulators arraigned as follows. An insulating region has a trench formed therein. The trench has a bottom and side walls. The first electrode, which comprises a first metal, is on the side walls and over the bottom of the trench. A first insulator has a first interface with the first electrode. At least a portion of the first insulator is within the trench. A second insulator has a second interface with the first insulator. At least a portion of the second insulator is within the trench. The second electrode, which comprises a second metal, is in contact with the second insulator. The second electrode at least partially fills the trench.Type: ApplicationFiled: September 29, 2008Publication date: April 1, 2010Inventors: Deepak C. Sekar, Tanmay Kumar, Peter Rabkin, Er-Xuan Ping, Xiying Chen
-
Publication number: 20100078758Abstract: A metal-insulator diode is disclosed. In one aspect, the metal-insulator diode comprises a first electrode comprising a first metal, a first region comprising a first insulating material, a second region comprising a second insulating material, and a second electrode comprising a second metal. The first region and the second region reside between the first electrode and the second electrode. The second insulating material is doped with nitrogen. Note that the second insulating material may have an interface with either the first electrode or the second electrode.Type: ApplicationFiled: September 29, 2008Publication date: April 1, 2010Inventors: Deepak C. Sekar, Tanmay Kumar, Peter Rabkin, Xiying Chen
-
Publication number: 20100081268Abstract: Forming a metal-insulator diode and carbon memory element in a single damascene process is disclosed. A trench having a bottom and a sidewall is formed in an insulator. A first diode electrode is formed in the trench during a single damascene process. A first insulating region comprising a first insulating material is formed in the trench during the single damascene process. A second insulating region comprising a second insulating material is formed in the trench during the single damascene process. A second diode electrode is formed in the trench during the single damascene process. The first insulating region and the second insulating region reside between the first diode electrode and the second diode electrode to form a metal-insulator-insulator-metal (MIIM) diode. A region of carbon is formed in the trench during the single damascene process. At least a portion of the carbon is electrically in series with the MIIM diode.Type: ApplicationFiled: September 24, 2009Publication date: April 1, 2010Inventors: April Dawn Schricker, Deepak C. Sekar, Andy Fu, Mark Clark
-
Patent number: 7674691Abstract: An antifuse having a link including a region of unsilicided semiconductor material may be programmed at reduced voltage and current and with reduced generation of heat by electromigration of metal or silicide from a cathode into the region of unsilicided semiconductor material to form an alloy having reduced bulk resistance. The cathode and anode are preferably shaped to control regions from which and to which material is electrically migrated. After programming, additional electromigration of material can return the antifuse to a high resistance state. The process by which the antifuse is fabricated is completely compatible with fabrication of field effect transistors and the antifuse may be advantageously formed on isolation structures.Type: GrantFiled: March 7, 2007Date of Patent: March 9, 2010Assignee: International Business Machines CorporationInventors: Alberto Cestero, Byeongju Park, John M. Safran
-
Publication number: 20100044671Abstract: In some aspects, a method of forming a carbon nano-tube (CNT) memory cell is provided that includes (1) forming a first conductor; (2) forming a steering element above the first conductor; (3) forming a first conducting layer above the first conductor; (4) forming a CNT material above the first conducting layer; (5) implanting a selected implant species into the CNT material; (6) forming a second conducting layer above the CNT material; (7) etching the first conducting layer, CNT material and second conducting layer to form a metal-insulator-metal (MIM) stack; and (8) forming a second conductor above the CNT material and the steering element. Numerous other aspects are provided.Type: ApplicationFiled: August 18, 2009Publication date: February 25, 2010Applicant: SanDisk 3D LLCInventor: April D. Schricker
-
Patent number: 7655509Abstract: An antifuse contains a first silicide layer, a grown silicon oxide antifuse layer on a first surface of the first silicide layer, and a first semiconductor layer having a first surface in contact with the antifuse layer.Type: GrantFiled: September 13, 2007Date of Patent: February 2, 2010Assignee: SanDisk 3D LLCInventor: S. Brad Herner
-
Patent number: 7651892Abstract: The present invention provides an electrical programmable metal resistor and a method of fabricating the same in which electromigration stress is used to create voids in the structure that increase the electrical resistance of the resistor. Specifically, a semiconductor structure is provided that includes an interconnect structure comprising at least one dielectric layer, wherein said at least one dielectric layer comprises at least two conductive regions and an overlying interconnect region embedded therein, said at least two conductive regions are in contact with said overlying interconnect region by at least two contacts and at least said interconnect region is separated from said at least one dielectric layer by a diffusion barrier, wherein voids are present in at least the interconnect region which increase the electrical resistance of the interconnect region.Type: GrantFiled: September 27, 2006Date of Patent: January 26, 2010Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Lawrence A. Clevenger, James J. Demarest, Louis C. Hsu, Carl Radens
-
Publication number: 20100013045Abstract: The present invention provides a method of integrating a structure, e.g. a fuse, for use in a semiconductor device, the method comprises several steps, the first step is providing a first layer of sacrificial material (1) on a substrate. The second step is providing the structure (5) on the first layer of sacrificial material, the structure having two terminal portions. The third step is providing a second layer of sacrificial material (3) over the first layer of sacrificial material and over a length of the structure between the terminal portions such that the length of the structure is surrounded by sacrificial material, said length defining a usable portion of the structure. The fourth step is providing a layer of dielectric material such that the first and second layers of sacrificial material and the structure are encased by the layer of dielectric material and the substrate. The fifth step is forming a passage through the dielectric material to provide access to the sacrificial material.Type: ApplicationFiled: August 7, 2006Publication date: January 21, 2010Inventor: Andrew Weeks
-
Publication number: 20090323388Abstract: An anti-fuse one-time-programmable (OTP) nonvolatile memory cell has a P well substrate with two P.sup.? doped regions. Another N.sup.+ doped region, functioning as a bit line, is positioned adjacent and between the two P.sup.? doped regions on the substrate. An anti-fuse is defined over the N.sup.+ doped region. Two insulator regions are deposited over the two P.sup.? doped regions. An impurity doped polysilicon layer is defined over the two insulator regions and the anti-fuse. A polycide layer is defined over the impurity doped polysilicon layer. The polycide layer and the polysilicon layer function as a word line. A programmed region, i.e., a link, functioning as a diode, is formed on the anti-fuse after the anti-fuse OTP nonvolatile memory cell is programmed. The array structure of anti-fuse OTP nonvolatile memory cells and methods for programming, reading, and fabricating such a cell are also disclosed.Type: ApplicationFiled: September 10, 2009Publication date: December 31, 2009Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: HSIANG-LAN LUNG
-
Publication number: 20090317968Abstract: A conductive paste including conductive particles each of which has a size of greater than or equal to 0.1 ?m and less than or equal to 10 ?m, a resin, and a solvent is placed over a first conductor and the solvent is vaporized. In this manner, a second conductor having the conductive particles and a memory layer including the resin between the first conductor and the conductive particles is formed.Type: ApplicationFiled: June 16, 2009Publication date: December 24, 2009Inventor: Takaaki Nagata
-
Publication number: 20090305493Abstract: An anti-fuse structure that included a buried electrically conductive, e.g., metallic layer as an anti-fuse material as well as a method of forming such an anti-fuse structure are provided. According to the present invention, the inventive anti-fuse structure comprises regions of leaky dielectric between interconnects. The resistance between these original interconnects starts decreasing when two adjacent interconnects are biased and causes a time-dependent dielectric breakdown, TDDB, phenomenon to occur. Decreasing of the resistance between adjacent interconnects can also be expedited via increasing the local temperature.Type: ApplicationFiled: August 14, 2009Publication date: December 10, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Lawrence A. Clevenger, Timothy J. Dalton, Nicholas C. Fuller, Louis C. Hsu
-
Publication number: 20090273414Abstract: A filter assembly includes an electrically conductive input member, an electrically conductive output member, and filter elements. Each filter element includes a connection disposed in an open or closed configuration, and a band filter, which may be a band-pass filter or a band-stop filter. A generic filter assembly is first manufactured having all connections in their open or closed configurations. A channel-selective filter assembly is then further manufactured by structural modification of one or more of the connections. Each connection of the channel-selective filter assembly is in its open or closed configuration independently of each other connection of each other filter element. Each frequency channel in a cable television (CATV) network, for example, is restricted or permitted by the channel-selective filter assembly.Type: ApplicationFiled: April 30, 2008Publication date: November 5, 2009Inventors: Ahmet Burak Olcen, Erdogan Alkan
-
Publication number: 20090256624Abstract: Provided are an antifuse and methods of operating and manufacturing the same. The antifuse may include first and second conductors separate from each other; a dielectric layer for an antifuse between the first and second conductors; and a diffusion layer between one of the first and second conductors and the dielectric layer.Type: ApplicationFiled: April 7, 2009Publication date: October 15, 2009Inventors: Deok-kee Kim, Jung-Hun Sung, Sang-moo Choi, Soo-Jung Hwang
-
Patent number: 7601564Abstract: A semiconductor device includes an anti-fuse portion and a memory cell portion each including a MOSFET structure having a gate insulating film formed on a semiconductor substrate and a gate electrode formed on the gate insulating film; wherein a depletion ratio in the gate electrode of the anti-fuse portion is different from the depletion ratio in the gate electrode of the memory cell portion, and the depletion ratio in the gate electrode of the anti-fuse portion is lower than the depletion ratio in the gate electrode of the memory cell portion.Type: GrantFiled: August 31, 2007Date of Patent: October 13, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Yasunori Okayama
-
Publication number: 20090251201Abstract: Provided may be a multi-level anti-fuse and methods of fabricating and operating the same. The multi-level anti-fuse may include at least three anti-fuses having a plurality of anti-fuses connected in parallel constituting a parallel connection structure and at least one anti-fuse connected to the parallel connection structure in series, wherein the parallel connection structure may have a smaller resistance than the resistance of the anti-fuse connected in series, the plurality of anti-fuses connected in parallel may include dielectric layers having different thicknesses from one another, and the breakdown voltages of each dielectric layer may be different from one another.Type: ApplicationFiled: April 2, 2009Publication date: October 8, 2009Inventors: Junghun SUNG, Sangmoo CHOI, Deokkee KIM, Soojung Hwang
-
Publication number: 20090250726Abstract: A one time programmable memory cell having an anti-fuse device with a low threshold voltage independent of core circuit process manufacturing technology is presented. A two transistor memory cell having a pass transistor and an anti-fuse device, or a single transistor memory cell having a dual thickness gate oxide, are formed in a high voltage well that is formed for high voltage transistors. The threshold voltage of the anti-fuse device differs from the threshold voltages of any transistor in the core circuits of the memory device, but has a gate oxide thickness that is the same as a transistor in the core circuits. The pass transistor has a threshold voltage that differs from the threshold voltages of any transistor in the core circuits, and has a gate oxide thickness that differs from any transistor in the core circuits.Type: ApplicationFiled: November 7, 2008Publication date: October 8, 2009Applicant: Sidense Corp.Inventor: Wlodek KURJANOWICZ
-
Publication number: 20090239370Abstract: A first via opening is formed to a first conductor and a second via opening is formed to a second conductor. The first and second via openings are formed through insulative material. Then, the first conductor is masked from being exposed through the first via opening and to leave the second conductor outwardly exposed through the second via opening. An antifuse dielectric is formed within the second via opening over the exposed second conductor while the first conductor is masked. Then, the first conductor is unmasked to expose it through the first via opening. Then, conductive material is deposited to within the first via opening in conductive connection with the first conductor to form a conductive interconnect within the first via opening to the first conductor and to within the second via opening over the antifuse dielectric to form an antifuse comprising the second conductor, the antifuse dielectric within the second via opening and the conductive material deposited to within the second via opening.Type: ApplicationFiled: March 20, 2008Publication date: September 24, 2009Inventors: Jasper Gibbons, Darren Young
-
Publication number: 20090206381Abstract: An anti-fuse includes a gate dielectric layer formed over a substrate, a gate electrode including a body portion and a plurality of protruding portions extending from the body portion, wherein the body portion and the protruding portions are formed to contact on the gate dielectric layer, and a junction region formed in a portion of the substrate exposed by sidewalls of the protruding portions.Type: ApplicationFiled: February 12, 2009Publication date: August 20, 2009Inventors: Chang-Hee Shin, Ki-Seok Cho, Seong-Do Jeon
-
Publication number: 20090206447Abstract: Disclosed are embodiments of a circuit and method for electroplating a feature (e.g., a BEOL anti-fuse device) onto a wafer. The embodiments eliminate the use of a seed layer and, thereby, minimize subsequent processing steps (e.g., etching or chemical mechanical polishing (CMP)). Specifically, the embodiments allow for selective electroplating metal or alloy materials onto an exposed portion of a metal layer in a trench on the front side of a substrate. This is accomplished by providing a unique wafer structure that allows a current path to be established from a power supply through a back side contact and in-substrate electrical connector to the metal layer. During electrodeposition, current flow through the current path can be selectively controlled. Additionally, if the electroplated feature is an anti-fuse device, current flow through this current path can also be selectively controlled in order to program the anti-fuse device.Type: ApplicationFiled: February 15, 2008Publication date: August 20, 2009Inventors: Veeraraghavan S. Basker, Toshiharu Furukawa, William R. Tonti
-
Patent number: 7576407Abstract: Electrically programmable integrated fuses are provided for low power applications. Integrated fuse devices have stacked structures with a polysilicon layer and a conductive layer formed on the polysilicon layer. The integrated fuses have structural features that enable the fuses to be reliably and efficiently programmed using low programming currents/voltages, while achieving consistency in fusing locations. For example, programming reliability and consistency is achieved by forming the conductive layers with varied thickness and forming the polysilicon layers with varied doping profiles, to provide more precise localized regions in which fusing events readily occur.Type: GrantFiled: April 26, 2006Date of Patent: August 18, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Gun Ko, Ja-Hum Ku, Minchul Sun, Robert Weiser
-
Patent number: 7575984Abstract: A method is provided for forming patterned features using a conductive hard mask, where the conductive hard mask protects those features during a subsequent trench etch to form Damascene conductors providing electrical connection to those features from above. The thickness of the hard mask provides a margin to avoid overetch during the trench etch which may be harmful to device performance. The method is advantageously used in formation of a monolithic three dimensional memory array.Type: GrantFiled: May 31, 2006Date of Patent: August 18, 2009Assignee: Sandisk 3D LLCInventors: Steven J Radigan, Usha Raghuram, Samuel V Dunton, Michael W Konevecki
-
Patent number: 7572682Abstract: A fuse/anti-fuse structure is provided in which programming of the anti-fuse is caused by an electromigation induced hillock that is formed adjacent to the fuse element. The hillock ruptures a thin diffusion barrier located on the sidewalls of the fuse element and the conductive material within the fuse element diffuses into the adjacent dielectric material. The fuse element includes a conductive material located within a line opening which includes a first diffusion barrier having a first thickness located on sidewalls and a bottom wall of the line opening. The anti-fuse element includes the conductive material located within a combined via and line opening which includes the first diffusion barrier located on sidewalls and a bottom wall of the combined via and line opening and a second diffusion barrier having a second thickness that is greater than the first thickness located on the first diffusion barrier.Type: GrantFiled: May 31, 2007Date of Patent: August 11, 2009Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Daniel C. Edelstein, Jack A. Mandelman, Louis L. Hsu
-
Patent number: 7569429Abstract: Disclosed are an antifuse having a uniform amorphous silicon (antifuse material) thickness and a method for fabricating such an antifuse device. The antifuse is located between overlying and underlying conductive layers, and includes: a contact and/or via hole in an insulating layer on the underlying conductive layer; a lower metal layer contacting inner surfaces of the contact and/or via hole and a top surface of the insulating layer; a filling layer contacting the lower barrier metal layer and at least partially filling the contact and/or via hole; an antifuse material layer contacting a top surface of the filling layer and a part of the lower metal layer; and an upper metal layer on the antifuse material layer.Type: GrantFiled: December 29, 2005Date of Patent: August 4, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Keun Soo Park
-
Publication number: 20090189182Abstract: The invention relates to a high-frequency integrated circuit requiring ESD protection for a circuit node. One or more metallic layer is deposited within the integrated circuit and patterned to form a transmission line. The metallic layers are generally already present in the integrated circuit for signal routing. The transmission line is coupled between the circuit node and a terminal of an ESD protection device, with a transmission line return conductor coupled to a high-frequency ground. The transmission line is formed with an electrical length that transforms the impedance of the ESD protection device substantially into an open circuit at the circuit node at an operational frequency of the integrated circuit. The other terminal of the ESD protection device is coupled to the high-frequency ground.Type: ApplicationFiled: January 25, 2008Publication date: July 30, 2009Inventors: Uwe Hodel, Wolfgang Soldner
-
Publication number: 20090180313Abstract: An ovonic threshold switch may be used to form an anti-fuse. As manufactured, the fuse may be in its amorphous state, as is conventional for ovonic threshold switches. However, when exposed to a sufficient voltage under appropriate circumstances, the anti-fuse may fuse in a more conductive state. As fused, the cell may exhibit both crystalline characteristics in the chalcogenide material and mixing of electrode material into the chalcogenide, rendering the anti-fuse in a generally irreversible conductive or crystalline state.Type: ApplicationFiled: January 15, 2008Publication date: July 16, 2009Inventors: Wim Deweerd, Derchang Kau, Robert J. Gleixner
-
Publication number: 20090168491Abstract: In some aspects, a method of fabricating a memory cell is provided that includes (1) fabricating a steering element above a substrate; and (2) fabricating a reversible-resistance switching element coupled to the steering element by selectively fabricating carbon nano-tube (CNT) material above the substrate. Numerous other aspects are provided.Type: ApplicationFiled: December 31, 2007Publication date: July 2, 2009Inventors: April Schricker, Mark Clark, Brad Herner
-
Publication number: 20090163018Abstract: The present method of fabricating a resistive memory device includes the steps of providing a first electrode, oxidizing a portion of the first electrode with an oxidizing agent, providing a metal body on the oxidized portion of the first electrode, oxidizing the entire metal body with an oxidizing agent, and providing a second electrode on the oxidized metal body.Type: ApplicationFiled: December 20, 2007Publication date: June 25, 2009Inventors: Steven Avanzino, Jeffrey A. Shields, Joffre Bernard, Suzette K. Pangrle
-
Patent number: 7547335Abstract: A metal polishing composition comprising at least one of the compound represented by formula (1) defined herein and the compound represented by formula (2) defined herein, and an oxidizing agent, and a chemical mechanical polishing method comprising bringing the metal polishing composition into contact with a surface to be polished and providing a relative movement between the surface to be polished and a polishing surface.Type: GrantFiled: November 28, 2005Date of Patent: June 16, 2009Assignee: FUJIFILM CorporationInventors: Hiroyuki Seki, Katsuhiro Yamashita, Tomohiko Akatsuka, Tadashi Inaba
-
Publication number: 20090146126Abstract: Apparatuses, a method, and a system for a non-volatile, probe-based memory device are disclosed herein. In various embodiments, probe-based memory may be one-time programmable or rewritable nonvolatile probe-based memory.Type: ApplicationFiled: February 12, 2009Publication date: June 11, 2009Inventors: Kyu S. Min, Nathan R. Franklin
-
Publication number: 20090141533Abstract: A metal layer and a semiconductor layer are sequentially deposited on a substrate. The semiconductor layer and the metal layer are lithographically patterned to form a stack of a semiconductor portion and a metal gate portion, which is preferably performed concurrently with formation of at least one metal gate stack. In one embodiment, the size of the semiconductor portion is reduced and a metal semiconductor alloy portion is formed on the semiconductor portion by metallization. In a first electrical antifuse formed thereby, the metal semiconductor alloy portion may be electromigrated to form a short between the metal semiconductor alloy portion and the metal gate portion. In another embodiment, two disjoined metal semiconductor alloy portions are formed on the semiconductor portion. In a second electrical antifuse formed thereby, the metal semiconductor alloy portion may be electromigrated to form a short between the two previously disjoined metal semiconductor alloy portions.Type: ApplicationFiled: November 29, 2007Publication date: June 4, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Deok-kee Kim, Chandrasekharan Kothandaraman, Dan Moy, Norman W. Robson, John M. Safran, Kenneth J. Stein
-
Patent number: 7534713Abstract: A non-volatile memory cell is constructed from a chalcogenide alloy structure and an associated electrode side wall. The electrode is manufactured with a predetermined thickness and juxtaposed against a side wall of the chalcogenide alloy structure, wherein at least one of the side walls is substantially perpendicular to a planar surface of the substrate. The thickness of the electrode is used to control the size of the active region created within the chalcogenide alloy structure. Additional memory cells can be created along rows and columns to form a memory matrix. The individual memory cells are accessed through address lines and address circuitry created during the formation of the memory cells. A computer can thus read and write data to particular non-volatile memory cells within the memory matrix.Type: GrantFiled: May 11, 2006Date of Patent: May 19, 2009Assignee: Macronix International Co., Ltd.Inventor: Hsiang Lan Lung
-
Patent number: 7531388Abstract: Electrically programmable fuse structures and methods of fabrication thereof are presented, wherein a fuse includes first and second terminal portions interconnected by an elongate fuse element. The first terminal portion has a maximum width greater than a maximum width of the fuse element, and the fuse includes a narrowed width region where the first terminal portion and fuse element interface. The narrowed width region extends at least partially into and includes part of the first terminal portion. The width of the first terminal portion in the narrowed region is less than the maximum width of the first terminal portion to enhance current crowding therein. In another implementation, the fuse element includes a restricted width region wherein width of the fuse element is less than the maximum width thereof to enhance current crowding therein, and length of the restricted width region is less than a total length of the fuse element.Type: GrantFiled: October 23, 2007Date of Patent: May 12, 2009Assignee: International Business Machines CorporationInventors: Roger A. Booth, Jr., William R. Tonti, Jack A. Mandelman
-
Patent number: 7528015Abstract: A tunable antifuse element (102, 202, 204, 504, 952) and method of fabricating the tunable antifuse element, including a substrate material (101) having an active area (106) formed in a surface, a gate electrode (104) having at least a portion positioned above the active area (106), and a dielectric layer (110) disposed between the gate electrode (104) and the active area (106). The dielectric layer (110) including the fabrication of one of a tunable stepped structure (127). During operation, a voltage applied between the gate electrode (104) and the active area (106) creates a current path through the dielectric layer (110) and a rupture of the dielectric layer (110) in a plurality of rupture regions (130). The dielectric layer (110) is tunable by varying the stepped layer thicknesses and the geometry of the layer.Type: GrantFiled: June 28, 2005Date of Patent: May 5, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Patrice M. Parris, Weize Chen, John M. McKenna, Jennifer H. Morrison, Moaniss Zitouni, Richard J. De Souza
-
Publication number: 20090109582Abstract: In one exemplary embodiment, a detector of electromagnetic radiation includes: a substrate; at least one layer of semiconductor material formed on the substrate, said at least one layer of semiconductor material defining a radiation absorbing and detecting region; an electrical contact configured to couple said region to a readout circuit; and a fuse coupled between the region and the electrical contact. In another exemplary embodiment, a fusible link between a first component and a second component is provided and includes: a fuse with an undercut located underneath at least a portion of the fuse; a first contact coupling the first component to the fuse; and a second contact coupling the second component to the fuse, wherein the undercut is disposed between the first contact and the second contact. In another exemplary embodiment, a fusible link includes a fuse having a layer of material having a negative temperature coefficient of resistance.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Inventors: Michael D. Jack, Michael Ray, Robert E. Kvaas, Gina M. Crawford
-
Publication number: 20090108400Abstract: An antifuse structure includes a sense pad contact region that is separate from an anode contact region and a cathode contact region. By including the sense pad contact region that is separate from the anode contact region and the cathode contact region, a programming current flow when programming the antifuse structure may travel a different pathway than a sense current flow when sensing the antifuse structure. In particular a sense current flow may avoid a depletion region created within the cathode contact region when programming the antifuse structure.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alberto Cestero, Byeongju Park, John Safran
-
Publication number: 20090102014Abstract: An anti-fuse cell includes a standard MOS transistor of an integrated circuit, with source and drain regions covered with a metal silicide layer and at least one track of a resistive layer at least partially surrounding the MOS transistor, and adapted to pass a heating current such that the metal of said metal silicide diffuses across drain and/or source junctions.Type: ApplicationFiled: December 23, 2005Publication date: April 23, 2009Applicants: STMicroelectronics Crolles 2 SAS, France and Koninklijke Philips Electronics N.V.Inventors: Bertrand Borot, Roberto Maurizio Gonella, Sebastien Fabre
-
Publication number: 20090103389Abstract: Disclosed is a semiconductor memory device including a plurality of banks, a plurality of data input/output terminals, control signal terminals, address signal terminals, and at least one or a plurality of virtual chips, each of which has the banks grouped together, thereby being operable as one independent chip. Each of the data input/output terminals are allocated in dedicated manner to the one virtual chip or one of the plurality of virtual chips. The control signal terminals and the address signal terminals are shared among the one or the plurality of virtual chips.Type: ApplicationFiled: October 16, 2008Publication date: April 23, 2009Applicant: Elpida Memory, Inc.Inventor: Kazuhiko Kajigaya
-
Publication number: 20090086521Abstract: Methods are described to fabricate, program, and sense a multilevel one-time-programmable memory cell including a steering element such as a diode and two, three, or more dielectric antifuses in series. The antifuses may be of different thicknesses, or may be formed of dielectric materials having different dielectric constants, or both. The antifuses and programming pulses are selected such that when the cell is programmed, the largest voltage drop in the memory cell is across only one of the antifuses, while the other antifuses allow some leakage current. In some embodiments, the antifuse with the largest voltage drop breaks down, while the other antifuses remain intact. In this way, the antifuses can be broken down individually, so a memory cell having two, three, or more antifuses may achieve any of three, four, or more unique data states.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Inventors: S. Brad Herner, Roy E. Scheuerlein, Christopher J. Petti
-
Patent number: 7511352Abstract: A monolithic three dimensional memory array comprising Schottky diodes components separated by antifuses is disclosed. The Schottky diodes are vertically oriented and disposed on alternating levels. Those on odd levels are “rightside-up” with antifuse over the metal, and those on even levels are “upside down” with metal over the antifuse. Both antifuses are preferably grown oxides.Type: GrantFiled: May 19, 2003Date of Patent: March 31, 2009Assignee: Sandisk 3D LLCInventor: Michael A. Vyvoda
-
Patent number: 7507607Abstract: A silicide bridged anti-fuse and a method of forming the anti-fuse are disclosed. The silicide bridged anti-fuse can be formed with a tungsten plug metalization process that does not require any additional process steps. As a result, anti-fuses can be added to an electrical circuit as trim elements for no additional cost.Type: GrantFiled: June 29, 2004Date of Patent: March 24, 2009Assignee: National Semiconductor CorporationInventors: Charles A. Dark, William M. Coppock, Jeffery L. Nilles, Andy Strachan
-
Patent number: 7492032Abstract: A device and method of manufacturing a fuse region are disclosed. The fuse region may include an interlayer insulating layer formed on a substrate, a plurality of fuses disposed on the interlayer insulating layer, and fuse isolation walls located between the fuses, wherein each of the fuse isolation walls may include lower and upper fuse isolation patterns.Type: GrantFiled: April 19, 2005Date of Patent: February 17, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-Kyu Bang, Kun-Gu Lee, Kyoung-Suk Lyu, Jeong-Ho Bang, Kyeong-Seon Shin, Ho-Jeong Choi, Seung-Gyoo Choi
-
Patent number: 7485559Abstract: A semiconductor device and methods thereof. The semiconductor device includes a first layer formed on a substrate, the first layer having a higher conductivity. The semiconductor device further includes a second layer formed on the first layer, the second layer including a hole exposing a portion of the first layer, the exposed portion of the first layer having a lower conductivity. The method includes forming a first layer on a substrate, the first layer having a higher conductivity, forming a second layer on the first layer, exposing a portion of the first layer by forming a hole in the second layer, performing a process on at least the exposed portion of the first layer, the process decreasing the conductivity of the exposed portion. The exposed portion including the lower conductivity or higher resistivity may block heat from conducting in the first layer.Type: GrantFiled: June 10, 2005Date of Patent: February 3, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Lae Cho, Horii Hideki
-
Publication number: 20090029541Abstract: A method of fabricating an anti-fuse includes firstly forming a dielectric layer on a substrate having a first conductive type. Next, a conductive layer is formed on the dielectric layer. A first ion implantation process is then performed, such that the conductive layer has the first conductive type. Thereafter, the conductive layer and the dielectric layer are patterned to form a gate and a gate dielectric layer. The gate and the gate dielectric layer together construct a gate structure. Finally, two source/drain regions having a second conductive type are formed in the substrate at respective sides of the gate. Besides, a method of programming an anti-fuse includes firstly applying a voltage to a gate to break down a gate dielectric layer. The gate and a substrate are then electrically conducted or a P/N forward bias is then formed in a P/N junction after the breakdown of the gate dielectric layer.Type: ApplicationFiled: September 16, 2008Publication date: January 29, 2009Applicant: UNITED MICROELECTRONICS CORP.Inventors: Kuang-Yeh Chang, Shing-Ren Sheu, Chung Jen Ho
-
Publication number: 20080318407Abstract: In order to form a storage electrode of a semiconductor memory device, an interlayer dielectric layer is formed on a semiconductor substrate having a bit line thereon. A contact hole exposing the semiconductor substrate is formed by patterning the interlayer dielectric layer. A polysilicon layer is etched to a predetermined thickness using polysilicon etching gas after the polysilicon layer is deposited. An over-etch process is performed relative to the polysilicon layer, and then a storage node contact having a planarized surface is formed in the contact hole by performing an etching process for planarizing the surface of the polysilicon layer. A mold insulating layer is formed on the resultant structure, in which the mold insulating layer exposes an area where the storage node contact is formed. A storage electrode coupled to the storage node contact is formed.Type: ApplicationFiled: March 14, 2008Publication date: December 25, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Byung Soo Eun
-
Patent number: 7468296Abstract: In fabricating an electronic structure, a substrate is provided, and a first barrier layer is provided on the substrate. A germanium thin film diode is provided on the first barrier layer, and a second barrier layer is provided on the germanium thin film diode. A memory device is provided over and connected to the second barrier layer.Type: GrantFiled: November 30, 2005Date of Patent: December 23, 2008Assignees: Spansion LLC, Advanced Micro Devices Inc.Inventors: Ercan Adem, Matthew Buynoski, Robert Chiu, Bryan Choo, Calvin Gabriel, Joong Jeon, David Matsumoto, Jeffrey Shields, Bhanwar Singh, Winny Stockwell, Wen Yu