Conductive Feedthrough Or Through-hole In Substrate Patents (Class 438/667)
-
Publication number: 20150008589Abstract: A method of forming a stacked-layer wiring includes forming first wettability variable layer on a substrate using material that changes surface energy by energy application; forming first conductive layer in or on the first wettability variable layer; forming second wettability variable layer on the first wettability variable layer using material that changes surface energy by energy application; forming concave portion to become wiring pattern of second conductive layer to the second wettability variable layer while concurrently forming high surface energy area on surface exposed by forming the concave portion by changing surface energy; forming via hole by exposing a part of the first conductive layer while concurrently forming high surface energy area on surface exposed by forming the via hole by changing surface energy; and applying conductive ink to the high surface energy area to form the second conductive layer and via simultaneously.Type: ApplicationFiled: July 1, 2014Publication date: January 8, 2015Applicant: RICOH COMPANY, LTD.Inventors: Koei SUZUKI, Takanori TANO, Hiroshi MIURA, Atsushi ONODERA
-
Patent number: 8928123Abstract: A substrate has a first surface and a second surface opposed to each other. A blind hole is formed in the substrate extending from the first surface at a location for each through via. Each blind hole is filled with a conductive filler; a deepest part of each filler forming a bump portion made of a solder material. Part of the substrate extending from the second surface is removed to have at least the bump portions protrude from the substrate. The non-protruding part of each filler defines the corresponding via and the bump portion defines the corresponding solder bump.Type: GrantFiled: May 30, 2014Date of Patent: January 6, 2015Assignees: STMicroelectronics S.r.l., Politecnico di MilanoInventors: Gian Pietro Vanalli, Giovanni Campardo, Aldo Losavio, Paolo Pulici, Pier Paolo Stoppino
-
Patent number: 8927426Abstract: Semiconductor devices having through-vias and methods for fabricating the same are described. The method may include forming a hole opened toward a top surface of a substrate and partially penetrating the substrate, forming a sacrificial layer partially filling the hole, forming a through-via in the hole partially filled with the sacrificial layer, forming a via-insulating layer between the through-via and the substrate, and exposing the through-via through a bottom surface of the substrate. Forming the sacrificial layer may include forming an insulating flowable layer on the substrate, and constricting the insulating flowable layer to form a solidified flowable layer.Type: GrantFiled: February 13, 2013Date of Patent: January 6, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-Jin Lee, Pil-Kyu Kang, Kyu-Ha Lee, Gilheyun Choi, YongSoon Choi, Byung Lyul Park, Hyunsoo Chung
-
Patent number: 8927410Abstract: A method of forming a through substrate interconnect includes forming a via into a semiconductor substrate. The via extends into semiconductive material of the substrate. A liquid dielectric is applied to line at least an elevationally outermost portion of sidewalls of the via relative a side of the substrate from which the via was initially formed. The liquid dielectric is solidified within the via. Conductive material is formed within the via over the solidified dielectric and a through substrate interconnect is formed with the conductive material.Type: GrantFiled: December 9, 2013Date of Patent: January 6, 2015Assignee: Micron Technology, Inc.Inventors: Dave Pratt, Andy Perkins
-
Patent number: 8928105Abstract: A method to fabricate monolithically-integrated optoelectronic module apparatuses (100) comprising at least two series-interconnected optoelectronic components (104, 106, 108). The method includes deposition and scribing on an insulating substrate or superstate (110) of a 3-layer stack in order (a, b, c) or (c, b, a) comprising: (a) back-contact electrodes (122, 124, 126, 128), (b) semiconductive layer (130), and (c) front-contact components (152, 154, 156, 158). Via holes (153, 155, 157) are drilled so that heat of the drilling process causes a metallization at the surface of said via holes that renders conductive the semi-conductive layer's surface (132, 134, 136, 138) of said via holes, thereby establishing series-interconnecting electrical paths between optoelectronic components (104, 106, 108) by connecting first front-contact components (154, 156) to second back-contact electrodes (124, 126).Type: GrantFiled: May 27, 2011Date of Patent: January 6, 2015Assignee: Flisom AGInventors: Roger Ziltener, Roland Kern, David Bremaud, Björn Keller
-
Patent number: 8927427Abstract: A method including introducing a dopant into a region of a substrate, etching a deep trench in the substrate through the region, gettering impurities introduced during etching of the deep trench using a pentavalent ion formed from a reaction between an element of the substrate and the dopant, wherein the charge of the pentavalent ion attracts the impurities, and filling the deep trench with a conductive material.Type: GrantFiled: April 29, 2013Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Troy L. Graves-Abe, Brian J. Greene, Chandrasekharan Kothandaraman
-
Patent number: 8928151Abstract: A semiconductor device substrate includes a front section and back section that are laminated cores disposed on a front- and back surfaces of a first core. The first core has a cylindrical plated through hole that has been metal plated and filled with air-core material. The front- and back sections have laser-drilled tapered vias that are filled with conductive material and that are coupled to the plated through hole. The back section includes an integral inductor coil that communicates to the front section. The first core and the laminated-cores form a hybrid-core semiconductor device substrate with an integral inductor coil.Type: GrantFiled: September 6, 2013Date of Patent: January 6, 2015Assignee: Intel CorporationInventors: Mihir K. Roy, Islam Salama, Yonggang Li
-
Patent number: 8921224Abstract: According to one embodiment, a method for manufacturing a semiconductor device, includes: forming, on a first surface of a semiconductor substrate containing silicon, a ring-like insulating film having a ring-like shape; laminating a first insulating film, a first silicon film and a first metal film on the first surface and the ring-like insulating film; forming an opening which passes through the semiconductor substrate, the first insulating film and the first silicon film from a second surface of the semiconductor substrate by use of the first metal film as a stopper, as well as passing through the inside of the ring of the ring-like insulating film, to reach the surface of the first metal film; forming a second insulating film so as to cover an inner wall of the opening; and embedding a second metal film into the opening, to form a through electrode.Type: GrantFiled: February 1, 2013Date of Patent: December 30, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Shinya Watanabe
-
Patent number: 8916979Abstract: An integrated circuit structure includes a substrate, a metal ring penetrating through the substrate, a dielectric region encircled by the metal ring, and a through-via penetrating through the dielectric region. The dielectric region is in contact with the through-via and the metal ring.Type: GrantFiled: February 7, 2013Date of Patent: December 23, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Hao Tsai, En-Hsiang Yeh, Chuei-Tang Wang
-
Patent number: 8916417Abstract: After stacking m wafers in each of which a plurality of semiconductor chips are formed, the m wafers are diced to semiconductor chips to form a first chip stack having m of the semiconductor chips stacked, and, after stacking n wafers, the n wafers are diced to semiconductor chips to form a second chip stack having n of the semiconductor chips stacked. Next, the first chip stack is sorted according to the number of defective semiconductor chips included in the first chip stack, and the second chip stack is sorted according to the number of defective semiconductor chips included in the second chip stack. Furthermore, the first chip stack or the second chip stack after sorting are combined to form a third chip stack.Type: GrantFiled: August 31, 2012Date of Patent: December 23, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Kazuyuki Higashi, Yoshiaki Sugizaki
-
Patent number: 8916471Abstract: A method for forming a through silicon via for signal and a shielding structure is provided. A substrate is provided and a region is defined on the substrate. A radio frequency (RF) circuit is formed in the region on the substrate. A through silicon trench (TST) and a through silicon via (TSV) are formed simultaneously, wherein the TST encompasses the region to serve as a shielding structure for the RF circuit. A metal interconnection system is formed on the substrate, wherein the metal interconnection system comprises a connection unit that electrically connects the TSV to the RF circuit to provide a voltage signal.Type: GrantFiled: August 26, 2013Date of Patent: December 23, 2014Assignee: United Microelectronics Corp.Inventors: Ching-Li Yang, Chien-Li Kuo, Chung-Sung Chiang, Yu-Han Tsai, Chun-Wei Kang
-
Patent number: 8916473Abstract: An effective chemical mechanical planarization (CMP) method is provided for forming vias in silicon wafers for the fabrication of stacked devices using TSV (through-silicon via) technology. The method affords high removal rates of both metal (e.g., copper) and silicon such that a need for a grinding step prior to CMP processing may not be necessary. The method affords an approximately 1:1 Cu:Si selectivity for removal of silicon and copper under appropriate conditions and the Cu:Si selectivity is tunable by adjustment of levels of some key components.Type: GrantFiled: December 3, 2010Date of Patent: December 23, 2014Assignee: Air Products and Chemicals, Inc.Inventors: James Matthew Henry, Daniel Hernandez Castillo, II
-
Publication number: 20140367849Abstract: A method of manufacturing an interposer is provided, including forming a plurality of first openings on one surface side of a substrate, forming a first metal layer in the first openings, forming on the other surface side of the substrate a plurality of second openings that are in communication with the first openings, forming a second metal layer in the second openings, and electrically connecting the first metal layer to the second metal layer, so as to form conductive through holes. The conductive through holes are formed stage by stage, such that the fabrication time in forming the metal layers is reduced, and a metal material will not be accumulated too thick on a surface of the substrate. Therefore, the metal material has a smoother surface, and no overburden will be formed around end surfaces of the through holes. An interposer is also provided.Type: ApplicationFiled: August 29, 2013Publication date: December 18, 2014Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Ching-Wen Chiang, Kuang-Hsin Chen, Wei-Jen Chang, Hsien-Wen Chen
-
Publication number: 20140370684Abstract: Methods of forming semiconductor devices and features in semiconductor device structures include conducting an anti-spacer process to remove portions of a first mask material to form first openings extending in a first direction. Another anti-spacer process is conducted to remove portions of the first mask material to form second openings extending in a second direction at an angle to the first direction. Portions of the second mask material underlying the first mask material at intersections of the first openings and second openings are removed to form holes in the second mask material and to expose a substrate underlying the second mask material.Type: ApplicationFiled: June 14, 2013Publication date: December 18, 2014Inventors: Ranjan Khurana, Michael Hyatt, Scott L. Light, Kevin J. Torek, Anton J. deVilliers
-
Publication number: 20140367862Abstract: The semiconductor device comprises a substrate (1) of semiconductor material, a contact hole (2) reaching from a surface (10) into the substrate, and a contact metallization (12) arranged in the contact hole, so that the contact metallization forms an internal substrate contact (4) on the semiconductor material at least in a bottom area (40) of the contact hole.Type: ApplicationFiled: January 16, 2013Publication date: December 18, 2014Inventors: Jochen Kraft, Jordi Teva, Cathal Cassidy, Günther Koppitsch
-
Patent number: 8912047Abstract: A method produces a metal layer on a semiconductor substrate. A metal layer is produced on the semiconductor substrate by depositing metal particles. The metal particles include cores made of a first metal material and shells surrounding the cores. The shells are made of a second metal material that is resistant to oxidation.Type: GrantFiled: May 18, 2011Date of Patent: December 16, 2014Assignee: Infineon Technologies AGInventors: Khalil Hosseini, Hans-Joachim Schulze
-
Patent number: 8912654Abstract: An integrated circuit with a substrate with a lower and an upper surface is described. A via extends between the upper and the lower surface of the substrate. The via contains a conductive filling material that comprises carbon.Type: GrantFiled: April 11, 2008Date of Patent: December 16, 2014Assignee: Qimonda AGInventors: Franz Kreupl, Harry Hedler
-
Publication number: 20140361440Abstract: A method for producing at least one through-silicon via inside a substrate may include forming a cavity in the substrate from a first side of the substrate until an electrically conductive portion is emerged onto. The method may also include forming an electrically conductive layer at a bottom and on walls of the cavity, and at least partly on a first side outside the cavity. The process may further include at least partially filling the cavity with at least one phase-change material. Another aspect is directed to a three-dimensional integrated structure.Type: ApplicationFiled: May 27, 2014Publication date: December 11, 2014Applicants: STMicroelectronics SA, STMicroelectronics (Crolles 2) SASInventors: PIERRE BAR, Simon GOUSSEAU, Yann BEILLIARD
-
Publication number: 20140361376Abstract: A method for forming MOS transistor includes providing a substrate including a semiconductor surface having a gate electrode on a gate dielectric thereon, dielectric spacers on sidewalls of the gate electrode, a source and drain in the semiconductor surface on opposing sides of the gate electrode, and a pre-metal dielectric (PMD) layer over the gate electrode and over the source and drain regions. Contact holes are formed through the PMD layer to form a contact to the gate electrode and contacts to the source and drain. A post contact etch dielectric layer is then deposited on the contacts to source and drain and on sidewalls of the PMD layer. The post contact etch dielectric layer is selectively removed from the contacts to leave a dielectric liner on sidewalls of the PMD layer. A metal silicide layer is formed on the contacts to the source and drain.Type: ApplicationFiled: June 5, 2013Publication date: December 11, 2014Inventor: TOM LII
-
Patent number: 8907481Abstract: A stack of a first and second semiconductor structures is formed. Each semiconductor structure includes: a semiconductor bulk, an overlying insulating layer with metal interconnection levels, and a first surface including a conductive area. The first surfaces of semiconductor structures face each other. A first interconnection pillar extends from the first surface of the first semiconductor structure. A housing opens into the first surface of the second semiconductor structure. The housing is configured to receive the first interconnection pillar. A second interconnection pillar protrudes from a second surface of the second semiconductor structure which is opposite the first surface. The second interconnection pillar is in electric contact with the first interconnection pillar.Type: GrantFiled: April 24, 2013Date of Patent: December 9, 2014Assignee: STMicroelectronics (Crolles 2) SASInventor: Laurent-Luc Chapelon
-
Patent number: 8907496Abstract: Circuit structures and methods of fabrication are provided with enhanced electrical connection between, for instance, a first metal level and a contact surface of a conductive structure. Enhanced electrical connection is achieved using a plurality of contact vias which are differently-sized, and disposed over and electrically coupled to the contact surface. The differently-sized contact vias include at least one center region contact via disposed over a center region of the contact surface, and at least one peripheral region contact via disposed over a peripheral region of the contact surface, where the at least one center region contact via is larger than the at least one peripheral region contact via.Type: GrantFiled: June 4, 2013Date of Patent: December 9, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: GuoXiang Ning, Xiang Hu, Sarasvathi Thangaraju, Paul Ackmann
-
Patent number: 8906803Abstract: Accessing a workpiece object in semiconductor processing is disclosed. The workpiece object includes a mechanical support substrate, a release layer over the mechanical support substrate, and an integrated circuit substrate coupled over the release layer. The integrated circuit substrate includes a device layer having semiconductor devices. The method also includes etching through-substrate via (TSV) openings through the integrated circuit substrate that have buried ends at or within the release layer including using the release layer as an etch stop. TSVs are formed by introducing one or more conductive materials into the TSV openings. A die singulation trench is etched at least substantially through the integrated circuit substrate around a perimeter of an integrated circuit die. The integrated circuit die is at least substantially released from the mechanical support substrate.Type: GrantFiled: October 25, 2013Date of Patent: December 9, 2014Assignee: Sandia CorporationInventors: Murat Okandan, Gregory N. Nielson
-
Patent number: 8907354Abstract: The present disclosure relates to an optoelectronic device, in particular to an arrangement for contacting an optoelectronic device. The optoelectronic device (200) includes an elastic electrode (208). A method for forming the elastic electrode (208) is described.Type: GrantFiled: July 8, 2010Date of Patent: December 9, 2014Assignee: OSRAM Opto Semiconductors GmbHInventor: Andrew Ingle
-
Publication number: 20140357077Abstract: Provided are methods for fabricating semiconductor devices having through electrodes. The method may comprise forming a polishing stop layer having a multi-layered structure on a substrate, forming a via hole partially penetrating the substrate, providing the substrate with a first cleaning solution to first clean the substrate, providing the substrate with a second cleaning solution to second clean the substrate, the second cleaning solution being different from the first cleaning solution, and forming a through electrode in the via hole.Type: ApplicationFiled: February 25, 2014Publication date: December 4, 2014Applicant: Samsung Electronics Co., Ltd.Inventors: SOYOUNG LEE, JIN HO AN, Byung Lyul PARK, JISOON PARK
-
Publication number: 20140353664Abstract: Provided is a semiconductor apparatus in which a plurality of semiconductor chips stacked in a vertical direction. Each of the semiconductor chips comprises: a bank area comprising a plurality of banks configured to store data; and a peripheral area including a pad area in which a plurality of pads configured to receive signals for controlling the bank area and a plurality of TSV for electrically connecting the plurality of pads, respectively.Type: ApplicationFiled: August 29, 2013Publication date: December 4, 2014Applicant: SK hynix Inc.Inventors: Young Hee YOON, Kang Seol LEE
-
Patent number: 8900990Abstract: Metal interconnections are formed in an integrated by combining damascene processes and subtractive metal etching. A wide trench is formed in a dielectric layer. A conductive material is deposited in the wide trench. Trenches are etched in the conductive material to delineate a plurality of metal plugs each contacting a respective metal track exposed by the wide trench.Type: GrantFiled: December 31, 2012Date of Patent: December 2, 2014Assignees: STMicroelectronics, Inc., International Business Machines CorporationInventors: John H. Zhang, Lawrence A. Clevenger, Carl Radens, Yiheng Xu, Walter Kleemeier, Cindy Goldberg
-
Patent number: 8900996Abstract: A method of fabricating a through silicon via (TSV) structure is provided, in which, a first dielectric layer is formed on the substrate, the first dielectric layer is patterned to have at least one first opening, a via hole is formed in the first dielectric layer and the substrate, a second dielectric layer is conformally formed on the first dielectric layer, the second dielectric layer has at least one second opening corresponding to the at least one first opening, and the second dielectric layer covers a sidewall of the via hole. A conductive material layer is formed to fill the via hole and the second opening. The conductive material layer is planarized to form a TSV within the via hole. A TSV structure is also provided, in which, the second dielectric layer is disposed within the first opening and on the sidewall of the via hole.Type: GrantFiled: June 21, 2012Date of Patent: December 2, 2014Assignee: United Microelectronics Corp.Inventors: Hsin-Yu Chen, Home-Been Cheng, Yu-Han Tsai, Ching-Li Yang
-
Patent number: 8900995Abstract: A semiconductor device and a manufacturing method thereof are provided. In one embodiment of the manufacturing method of the semiconductor device, a through electrode is formed on a semiconductor die, and a dielectric layer such as a photopolymer is coated on the through electrode to cover the through electrode. Under exposure is performed on the dielectric layer, thereby partially removing the dielectric layer by development. As a result, a top end of the through electrode is exposed to the outside or protrudes through the dielectric layer. The dielectric layer remaining on the top end of the through electrode may be removed by performing a plasma descum process, if needed.Type: GrantFiled: June 26, 2013Date of Patent: December 2, 2014Inventors: Won Chul Do, Yeon Seung Jung, Yong Jae Ko
-
Patent number: 8900994Abstract: A system and method for manufacturing a through silicon via is disclosed. An embodiment comprises forming a through silicon via with a liner protruding from a substrate. A passivation layer is formed over the substrate and the through silicon via, and the passivation layer and liner are recessed from the sidewalls of the through silicon via. Conductive material may then be formed in contact with both the sidewalls and a top surface of the through silicon via.Type: GrantFiled: June 9, 2011Date of Patent: December 2, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Shin-Puu Jeng, Wen-Chih Chiou, Fang Wen Tsai, Chen-Yu Tsai
-
Publication number: 20140346677Abstract: A semiconductor device includes a plurality of parallel conductive lines that are spaced apart from one another in a first direction and extend in a second direction transverse to the first direction. The parallel conductive lines includes first and second lines that are adjacent, and a third line that is adjacent to the second line, and the first and third lines each have a cut portion at different points along the second direction.Type: ApplicationFiled: February 28, 2014Publication date: November 27, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Masahisa SONODA
-
Patent number: 8895440Abstract: A semiconductor device has a TSV wafer and semiconductor die mounted over the TSV wafer. A channel is formed through the TSV wafer. An encapsulant is deposited over the semiconductor die and TSV wafer. Conductive TMV are formed through the encapsulant over the conductive TSV and contact pads of the semiconductor die. The conductive TMV can be formed through the channel. A conductive layer is formed over the encapsulant and electrically connected to the conductive TMV. The conductive TMV are formed during the same manufacturing process. An insulating layer is formed over the encapsulant and conductive layer. A plurality of semiconductor die of the same size or different sizes can be stacked over the TSV wafer. The plurality of semiconductor die can be stacked over opposite sides of the TSV wafer. An internal stacking module can be stacked over the semiconductor die and electrically connected through the conductive TMV.Type: GrantFiled: August 6, 2010Date of Patent: November 25, 2014Assignee: STATS ChipPAC, Ltd.Inventors: DaeSik Choi, Young Jin Woo, TaeWoo Lee
-
Patent number: 8896136Abstract: In accordance with an embodiment, a structure comprises a substrate having a first area and a second area; a through substrate via (TSV) in the substrate penetrating the first area of the substrate; an isolation layer over the second area of the substrate, the isolation layer having a recess; and a conductive material in the recess of the isolation layer, the isolation layer being disposed between the conductive material and the substrate in the recess.Type: GrantFiled: June 30, 2010Date of Patent: November 25, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Yu Tsai, Shih-Hui Wang, Chien-Ming Chiu, Chia-Ho Chen, Fang Wen Tsai, Weng-Jin Wu, Jing-Cheng Lin, Wen-Chih Chiou, Shin-Puu Jeng, Chen-Hua Yu
-
Patent number: 8895421Abstract: A III-N device is described with a III-N layer, an electrode thereon, a passivation layer adjacent the III-N layer and electrode, a thick insulating layer adjacent the passivation layer and electrode, a high thermal conductivity carrier capable of transferring substantial heat away from the III-N device, and a bonding layer between the thick insulating layer and the carrier. The bonding layer attaches the thick insulating layer to the carrier. The thick insulating layer can have a precisely controlled thickness and be thermally conductive.Type: GrantFiled: December 11, 2013Date of Patent: November 25, 2014Assignee: Transphorm Inc.Inventors: Primit Parikh, Yuvaraj Dora, Yifeng Wu, Umesh Mishra, Nicholas Fichtenbaum, Rakesh K. Lal
-
Patent number: 8895436Abstract: Methods and structures implement enhanced power supply distribution and decoupling utilizing Through-Silicon-Via (TSV) exclusion zone areas for contacting one or more metal wiring layers on a semiconductor chip. A first wiring level in the TSV exclusion zone area includes a first wiring shape having a first hole of a first diameter. A dielectric includes second hole of a second diameter larger than the first diameter is provided above the first wiring level concentric with the first hole. A via hole extends through the first and second holes and an etch is performed to expose a top surface portion of the first wiring shape. A thin oxide is grown over the entire bore of the hole; an anisotropic etch is provided to remove horizontal portions of the thin oxide, exposing wiring shapes. The via hole is filled with a selected material to make TSV electrical connection to the exposed wiring shape.Type: GrantFiled: December 5, 2012Date of Patent: November 25, 2014Assignee: International Business Machines CorporationInventors: Karl R. Erickson, Phil C. Paone, David P. Paulsen, John E. Sheets, II, Gregory J. Uhlmann, Kelly L. Williams
-
Publication number: 20140342503Abstract: A microelectronic assembly includes a substrate and an electrically conductive element. The substrate can have a CTE less than 10 ppm/° C., a major surface having a recess not extending through the substrate, and a material having a modulus of elasticity less than 10 GPa disposed within the recess. The electrically conductive element can include a joining portion overlying the recess and extending from an anchor portion supported by the substrate. The joining portion can be at least partially exposed at the major surface for connection to a component external to the microelectronic unit.Type: ApplicationFiled: August 4, 2014Publication date: November 20, 2014Applicant: Tessera, Inc.Inventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Piyush Savalia, Craig Mitchell
-
Publication number: 20140342547Abstract: A device includes a substrate having a front side and a backside, a through-via extending from the backside to the front side of the substrate, and a conductive pad on the backside of the substrate and over the through-via. The conductive pad has a substantially planar top surface. A conductive bump has a non-planar top surface over the substantially planar top surface and aligned to the through-via. The conductive bump and the conductive pad are formed of a same material. No interface is formed between the conductive bump and the conductive pad.Type: ApplicationFiled: July 30, 2014Publication date: November 20, 2014Inventors: Yung-Chi Lin, Hsin-Yu Chen, Wen-Chih Chiou, Ku-Feng Yang, Tsang-Jiuh Wu, Jing-Cheng Lin
-
Patent number: 8889542Abstract: A method for fabricating through-silicon vias (TSVs) for semiconductor devices is provided. Specifically, the method involves utilizing copper contact pads in a back-end-of-line wiring level, wherein the copper contact pads act as cathodes for performing an electroplating technique to fill TSVs with plated-conductive material (e.g., copper) from an electroplating solution. Moreover, the method provides a way to fill high aspect ratio TSVs with minimal additional semiconductor fabrication process steps, which can increase the silicon area that is available for forming additional electronic components on integrated circuits.Type: GrantFiled: April 17, 2014Date of Patent: November 18, 2014Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Troy L. Graves-Abe
-
Patent number: 8889549Abstract: One illustrative method disclosed herein includes performing a first etching process to define a via opening in a layer of insulating material, performing at least one process operation to form a sacrificial liner layer on the sidewalls of the via opening, performing a second etching process to define a trench in the layer of insulating material, wherein the sacrificial liner layer is exposed to the second etching process, after performing the second etching process, performing a third etching process to remove the sacrificial liner layer and, after performing the third etching process, forming a conductive structure in at least the via opening and the trench.Type: GrantFiled: February 14, 2013Date of Patent: November 18, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Xunyuan Zhang, Nicholas V. LiCausi, Errol Todd Ryan
-
Patent number: 8889548Abstract: Structures of a system on chip and methods of forming a system on chip are disclosed. In one embodiment, a method of fabricating the system on chip includes forming a through substrate opening from a back surface of a substrate, the through substrate opening disposed between a first and a second region, the first region comprising devices for RF circuitry and the second region comprising devices for other circuitry. The method further includes forming patterns for redistribution lines on a photo resist layer, the photo resist layer disposed under the back surface, and filling the through substrate opening and the patterns for redistribution lines with a conductive material.Type: GrantFiled: April 11, 2011Date of Patent: November 18, 2014Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Jens Pohl, Gottfried Beer, Heinrich Koerner
-
Publication number: 20140332978Abstract: An optical wiring substrate includes a first conductor layer including a metal, a second conductor layer including a metal and arranged parallel to the first conductor layer, an insulation layer disposed to insulate the first conductor layer from the second conductor layer, and an electronic component including a photoelectric conversion element mounted on the substrate, and a via hole formed in the second conductor layer and the insulation layer so as to pass through the second conductor layer and the insulation layer in a thickness direction thereof, the via hole including an inner surface plated with a metal. The via hole is configured such that at least a part of a bottom surface thereof blocked by the first conductor layer is arranged in a plan view so as to overlap with an arrangement position of a pad of the electronic component that is mounted on the first conductor layer.Type: ApplicationFiled: April 11, 2014Publication date: November 13, 2014Applicant: Hitachi Metals, Ltd.Inventors: Hiroki YASUDA, Kouki HIRANO, Hiroshi ISHIKAWA
-
Patent number: 8883552Abstract: Methods of fabricating metal wrap through solar cells and modules for thin silicon solar cells, including epitaxial silicon solar cells, are described. These metal wrap through solar cells have a planar back contact geometry for the base and emitter contacts. Fabrication of a metal wrap through solar cell may comprise: providing a photovoltaic device attached at the emitter side of the device to a solar glass by an encapsulant, the device including busbars on the device emitter; forming vias through the device base and emitter, the vias terminating in the busbars; depositing a conformal dielectric film over the surface of the vias and the back surface of the base; removing portions of the conformal dielectric film from the ends of the vias for exposing the busbars and from field areas of the base; and forming separate electrical contacts to the busbars and the field areas on the back surface of the solar cell.Type: GrantFiled: August 11, 2011Date of Patent: November 11, 2014Assignee: Crystal Solar Inc.Inventors: Ashish Asthana, Tirunelveli S. Ravi, Kramadhati V. Ravi, Somnath Nag
-
Patent number: 8883634Abstract: A method for forming a device is disclosed. A substrate having first and second major surfaces is provided. A stress buffer is formed in the substrate. A through silicon via (TSV) contact is formed between the stress buffer. The stress buffer has a depth less than a depth of the TSV contact. The stress buffer alleviates stress created by the difference in coefficient thermal expansion (CTE) between the TSV contact and the substrate.Type: GrantFiled: June 29, 2011Date of Patent: November 11, 2014Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Hong Yu, Huang Liu
-
Patent number: 8883535Abstract: Methods for the fabrication of a Microelectromechanical Systems (“MEMS”) device are provided. In one embodiment, the MEMS device fabrication method includes forming a via opening extending through a sacrificial layer and into a substrate over which the sacrificial layer has been formed. A body of electrically-conductive material is deposited over the sacrificial layer and into the via opening to produce an unpatterned transducer layer and a filled via in ohmic contact with the unpatterned transducer layer. The unpatterned transducer layer is then patterned to define, at least in part, a primary transducer structure. At least a portion of the sacrificial layer is removed to release at least one movable component of the primary transducer structure. A backside conductor, such as a bond pad, is then produced over a bottom surface of the substrate and electrically coupled to the filled via.Type: GrantFiled: February 28, 2013Date of Patent: November 11, 2014Assignee: Freescale Semiconductor Inc.Inventor: Lianjun Liu
-
Patent number: 8881377Abstract: A method for determining a critical dimension of a structure along a plane of interest from a measurement along a test plane that is not necessarily located at the plane of interest. The method involves slicing a structure along a test plane and measuring a marker feature in this test plane. A determination of a critical dimension of a feature at the plane of interest is then determined based on the measurement of the marker feature measurement at the test plane. This testing methodology can be useful, for example in the measurement of a critical dimension of a write pole at an air bearing surface plane form a measurement of a test feature at a plane that is not necessarily located at the air bearing surface plane.Type: GrantFiled: December 21, 2010Date of Patent: November 11, 2014Assignee: HGST Netherlands B.V.Inventor: Chester X. Chien
-
Publication number: 20140329386Abstract: A semiconductor package includes a semiconductor chip having a front surface and a back surface facing away from the front surface; a through electrode formed in the semiconductor chip and passing through the front surface and the back surface; and a contamination preventing layer formed in the semiconductor chip, the through electrode passing through the contamination preventing layer.Type: ApplicationFiled: July 17, 2014Publication date: November 6, 2014Inventor: Ho Young SON
-
Publication number: 20140327147Abstract: A semiconductor device includes a semiconductor substrate configured to include a circuit pattern at one surface, an insulation film formed over a back surface of the semiconductor substrate, a through silicon via (TSV) configured to pass through the semiconductor substrate and the insulation film, and an oxide film formed at a sidewall of the TSV and protruded from the back surface of the semiconductor substrate in a manner that the oxide film partially contacts the insulation film.Type: ApplicationFiled: January 20, 2014Publication date: November 6, 2014Applicant: SK HYNIX INC.Inventor: Byung Wook BAE
-
Patent number: 8877075Abstract: In accordance with an embodiment of the present invention, a method of polishing a device includes providing a layer having a non-uniform top surface. The non-uniform top surface includes a plurality of protrusions. The method further includes removing the plurality of protrusions by exposing the layer to a fluid that has gas bubbles and a liquid.Type: GrantFiled: February 1, 2012Date of Patent: November 4, 2014Assignee: Infineon Technologies AGInventor: Johann Kosub
-
Patent number: 8877638Abstract: Roughly described, an antenna diode is formed at least partially within the exclusion zone around a TSV, and is connected to the TSV by way of a metal 1 layer conductor at the same time that the TSV is connected to either the gate poly or a diffusion region of one or more transistors placed outside the exclusion zone.Type: GrantFiled: August 6, 2012Date of Patent: November 4, 2014Assignee: Synopsys, Inc.Inventors: Jamil Kawa, Min Ni, James D. Sproch, Qing Su, Zongwu Tang
-
Patent number: 8877637Abstract: Through-silicon-via (TSV) based 3D integrated circuit (3D IC) stacks are aligned, bonded and electrically interconnected using a transparent alignment material in the TSVs until the wafers are bonded. Embodiments include providing a first wafer having a first device layer and at least one first TSV filled with a conductive material, providing a second wafer having a second device layer, forming at least one second TSV in the second wafer, filling each second TSV with an alignment material, thinning the second wafer until the transparent material extends all the way through the wafer, aligning the first and second wafers, bonding the first and second wafers, removing the alignment material from the second wafer, and filling each second TSV in the second wafer with a conductive material.Type: GrantFiled: September 16, 2011Date of Patent: November 4, 2014Assignee: GlobalFoundries Singapore Pte. LtdInventors: Hong Yu, Huang Liu
-
Publication number: 20140319697Abstract: Pass-through 3D interconnects and microelectronic dies and systems of stacked dies that include such interconnects to disable electrical connections are disclosed herein. In one embodiment, a system of stacked dies includes a first microelectronic die having a backside, an interconnect extending through the first die to the backside, an integrated circuit electrically coupled to the interconnect, and a first electrostatic discharge (ESD) device electrically isolated from the interconnect. A second microelectronic die has a front side coupled to the backside of the first die, a metal contact at the front side electrically coupled to the interconnect, and a second ESD device electrically coupled to the metal contact. In another embodiment, the first die further includes a substrate carrying the integrated circuit and the first ESD device, and the interconnect is positioned in the substrate to disable an electrical connection between the first ESD device and the interconnect.Type: ApplicationFiled: July 7, 2014Publication date: October 30, 2014Inventors: Jeffery W. Janzen, Michael Chaine, Kyle K. Kirby, William M. Hiatt