Physical Position Bus Prioritization Patents (Class 710/115)
-
Patent number: 11106262Abstract: An apparatus, method and system is described herein for efficiently balancing performance and power between processing elements based on measured workloads. If a workload of a processing element indicates that it is a bottleneck, then its performance may be increased. However, if a platform or integrated circuit including the processing element is already operating at a power or thermal limit, the increase in performance is counterbalanced by a reduction or cap in another processing elements performance to maintain compliance with the power or thermal limit. As a result, bottlenecks are identified and alleviated by balancing power allocation, even when multiple processing elements are operating at a power or thermal limit.Type: GrantFiled: May 24, 2019Date of Patent: August 31, 2021Assignee: Intel CorporationInventors: Travis T. Schluessler, Russell J. Fenger
-
Patent number: 8924597Abstract: Various embodiments of a method [800] of distributing configuration information within a predefined set of conjoined blades of a blade partition are described. In one embodiment, a configuration rule at a database for a predefined set of conjoined blades of a blade partition is accessed, wherein conjoined blades within the blade partition are coupled with management processors [805]. A portion of the configuration rule is compared with a hardware configuration of the blade partition [810]. The portion of the configuration information is an identification of the conjoined blades [810]. When the portion of the configuration rule correlates with the hardware configuration, the configuration rule is provided to the management processors of the blade partition [815].Type: GrantFiled: June 20, 2008Date of Patent: December 30, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Kenneth C. Duisenberg, Loren M. Koehler, Tamra I. Perez
-
Patent number: 8639866Abstract: Various exemplary systems and methods for dividing a communications channel are disclosed. In at least some embodiments the method may comprise: coupling a plurality of storage devices to a communication channel, detecting whether the communication channel has been divided into multiple sub-channels, and coupling either a first backplane controller or a second backplane controller to the storage devices based on whether the communication channel has been divided.Type: GrantFiled: August 6, 2003Date of Patent: January 28, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Raghavan V. Venugopal, Stephen A. Kay
-
Patent number: 8615612Abstract: An avionics data storage device and data transfer system are provided. The data storage device, has a slanted, “shark-like” door, which provides an environmental seal when not installed in the data transfer system. The storage device and data transfer system maintain environmental seals at all times other than installation. The storage device and transfer system can implement a variety of identification and authentication methods, including electrical, physical, and optical authentication or identification.Type: GrantFiled: January 18, 2013Date of Patent: December 24, 2013Assignee: Physical Optics CorporationInventors: Andrew Kostrzewski, Kang Lee, Sookwang Ro, Thomas Forrester, Tomasz Jannson, Michael Alan Thompson
-
Patent number: 8613046Abstract: The present invention relates to a far-end control method with a security mechanism including a host transmitting an identification code through the PSTN (Public switched telephone network) to the I/O control device of the far-end. The I/O control device has a CPU to receive the identification code and judge whether the identification code matches with the predetermined value stored therein; if the identification code matches with the predetermined value, the mobile internet connection between the host and the I/O control device is activated to enable the host to mutually transmit information or signals with a far-end control device from the I/O control device through the mobile internet, and the connection will be disabled after the information or signal transmission is completed.Type: GrantFiled: December 29, 2008Date of Patent: December 17, 2013Assignee: Moxa Inc.Inventor: Hsu-Cheng Wang
-
Publication number: 20110252170Abstract: In an embodiment, a translation of a hierarchical bus number to a physical bus number and a bridge identifier of a bridge are written to a north chip. A request is received that comprises an identifier of a destination. A determination is made that the identifier comprises the hierarchical bus number. In response to the determination, the identifier of the destination is replaced in the request with the physical bus number and the bridge identifier. The request is sent to the bridge identified by the bridge identifier. A south chip comprises the bridge, and the south chip is connected to the north chip via a point-to-point serial link. The physical bus number identifies a bus that connects the bridge to a device. The request comprises a configuration write request that requests a write of data to the device.Type: ApplicationFiled: April 12, 2010Publication date: October 13, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: William J. Armstrong, Scott N. Dunham, David R. Engebretsen, Gregory M. Nordstrom, Steven M. Thurber, Curtis C. Wollbrink, Adalberto G. Yanes
-
Publication number: 20100180057Abstract: Particular embodiments of the present invention are related to implementing a priority queue.Type: ApplicationFiled: January 9, 2009Publication date: July 15, 2010Applicant: Yahoo! Inc.Inventors: Gonzalo Navarro, Rodrigo Andres Paredes Moraleda
-
Patent number: 7716405Abstract: A computer system, being a stack bus system in which a plurality of computer modules are stacked and connected to one another and being capable of automatically matching and allocating bus resources such as clocks and interrupts, is provided. In the computer system including one system module and n peripheral modules, each peripheral module includes an interrupt selector, a clock selector, an arbitration signal selector, a resource decision unit, and a position identification unit. The position identification unit cooperates with a position configuration unit present in the system module to identify a position of the module, which includes the position identification unit, in the computer system, and autonomously decides bus resources used by the module. By allowing the interrupt selector, the clock selector, and the arbitration signal selector to select and use the decided bus resources, each peripheral module can match and configure the bus resources in the computer system.Type: GrantFiled: November 15, 2006Date of Patent: May 11, 2010Assignee: Hitachi Industrial Equipment Systems Co., Ltd.Inventors: Tsutomu Yamada, Hiromichi Endoh, Noritaka Matsumoto, Satoru Funaki, Tatsuya Maruyama, Atsushi Ito, Fumiyuki Tamura, Norihisa Yanagihara, Makiko Naemura
-
Publication number: 20100023665Abstract: To provide a multiprocessor system in which data transmission efficiency is unlikely to be affected if a damaged processor should exist among a plurality of processors. The multiprocessor system has a plurality of processing modules, including a predetermined number, being three or more, of processors, and a bus for relaying data transmission among the respective processing modules, and specifies at least one damaged processor; selects as a communication restricted processor subjected to communication restriction at least one of the processors connected to the bus at a position determined according to a position where the damaged processor is connected to the bus; and restricts data transmission by the communication restricted processor via the bus.Type: ApplicationFiled: September 26, 2007Publication date: January 28, 2010Applicant: SONY COMPUTER ENTERTAINMENT INC.Inventors: Tsutomu Horikawa, Yasukichi Ohkawa
-
Patent number: 7315909Abstract: An arbitration method, for a data bus in an architecture having n functional blocks, regulates access to the bus. The method includes: receiving, at one of plural agents, information from one of the functional blocks via high level primitives. Each agent generates in response a critical rank vector comprising at least first and second components. An arbitrator receives the critical rank vectors generated by rival the agents and applies a maximum or minimum extracting mechanism to at least one of the two components of the critical rank vectors to uniquely identify the block accessing the resource. Thus, functional blocks can be separated from arbitration control, the agents implementing the arbitration control and being solely responsible for it.Type: GrantFiled: January 19, 2005Date of Patent: January 1, 2008Assignee: STMicroelectronics S.A.Inventor: Denis Lehongre
-
Patent number: 7051132Abstract: A bus system and a method of deciding a data transmission path are provided. The bus system includes a plurality of functional blocks; a ring bus which transmits data in a single direction; an arbiter which generates a bus grant signal according to a predetermined algorithm in response to a bus request from one of the functional blocks; and a plurality of bus connectors each of which connects a corresponding functional block to the ring bus, transmits data from the corresponding functional block to the ring bus, and transmits data from the ring bus to the corresponding functional block. The method includes synthesizing and laying out a bus system, simulating a case where a short-cut bus is used when data is transmitted between functional blocks and a case where the short-cut bus is not used, and generating a bus selection table, to be referred to for selection of a bus, based on the simulation results.Type: GrantFiled: January 15, 2003Date of Patent: May 23, 2006Assignee: Samsung Electronics Co., Ltd.Inventor: Jin-seok Hong
-
Patent number: 6976108Abstract: A system on a chip has functional blocks accommodated by at least one system bus, and an external bus for accommodating communication with external blocks. A single multi-jurisdictional bus arbiter has programmable rankings for assigning priorities to requests from blocks that are masters for either one of the both buses. Software and methods are also provided for assigning the priorities. The requests are analyzed with respect to which of the buses they require, and then priorities are assigned to maximize bus utilization, with increased speed for a system on a chip. In addition, a multi-jurisdictional multi-channel direct memory access block can be a master block for the system bus or the external bus.Type: GrantFiled: January 31, 2001Date of Patent: December 13, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Youngsik Kim, Yun-Tae Lee
-
Patent number: 6928501Abstract: Methods and apparatus associated with a plurality of serial devices designed to communicate with a bus master in either a daisy chain or a normal configuration are provided. One method includes the step of serially providing a command sequence having a channel identifier to a given device of a plurality of daisy chained devices. The channel identifier is modified as it passes thru each daisy chained device. A specific device is identified or enabled when the channel identifier it receives matches a pre-determined value.Type: GrantFiled: October 15, 2001Date of Patent: August 9, 2005Assignee: Silicon Laboratories, Inc.Inventors: David C. Andreas, Christopher D. Eckhoff, Richard D. Loveman
-
Patent number: 6901487Abstract: A data processing device comprises a plurality of processors that are to access a memory system. The memory system comprises at least two memories The data processing device comprises a bus per memory. The buses are interconnected by at least one bridge. A processor is connected to a bus, and the data processing device comprises at least one memory table specifying with which memory an exchange of a data item between a processor and the memory system must be effected.Type: GrantFiled: April 11, 2002Date of Patent: May 31, 2005Assignee: Koninklijke Philips Electronics N.V.Inventor: Marc Duranton
-
Patent number: 6898766Abstract: When integrating a peripheral, it is common practice to use a fully custom design. Custom designs typically optimize performance, size, and energy usage. However, custom designs are more expensive in terms of testing and development time. Rather than designing an integrated peripheral, an existing design (for example, peripheral 420) for the peripheral with attendant communications bus interface (for example, interface 424) is combined with an existing communications bus interface (for example, peripheral bus interface 410) to produce an integrated circuit (for example, integrated circuit 405). The use of existing designs greatly reduces development and test time, along with costs.Type: GrantFiled: October 1, 2002Date of Patent: May 24, 2005Assignee: Texas Instruments IncorporatedInventors: Keith R. Mowery, Willam F. Harris, Daniel G. Jensen
-
Patent number: 6862639Abstract: A computer system may include a processor, at least one memory coupled to the processor and having a plurality of scattered memory locations each having a pointer associated therewith, and a receiver interface circuit coupled to the at least one memory. The receiver interface circuit may include a scatter pointer queue for storing available pointers corresponding to available scattered memory locations. The scatter pointer queue may also store unavailable pointers corresponding to unavailable scattered memory locations. The receiver interface circuit may also include a receiver for receiving the data and writing the received data to the available scattered memory locations based upon the available pointers in the scatter pointer queue.Type: GrantFiled: March 11, 2002Date of Patent: March 1, 2005Assignee: Harris CorporationInventors: Antonio Ignatius Chirco, James Marcus Cox
-
Patent number: 6651110Abstract: A dedicated memory object for networked, programmable electrical components is designed to be embedded in the components to receive system and component-specific data. The memory object is preferably resident and includes dedicated blocks for system designation data, component designation data, component location data, and data descriptive of the function of the component. The object may also include dedicated blocks for input and output configuration where interface circuitry is provided in the component. The memory object may be initially programmed via a network and subsequently reprogrammed as the system is modified or designations change. The object may be polled to reconstruct system representations and for monitoring and control operations.Type: GrantFiled: September 28, 2000Date of Patent: November 18, 2003Assignee: Rockwell Automation Technologies, Inc.Inventors: John Caspers, Kevin Retlich
-
Patent number: 6502149Abstract: A data storage system includes a plurality of control/data buses. A memory section is coupled to the plurality of control/data buses. The memory section includes a plurality of memory regions and a plurality of control logic sections arranged in a matrix of rows and columns. The control logic sections in each one of the rows thereof is connected to a corresponding one of the plurality of memory regions. The control logic sections in each one of the columns thereof is connected to a corresponding one of the control/data buses. Each one of the rows of control logic sections are interconnected through an arbitration bus. The control logic section is adapted to produce a control/data bus request for the one of the control/data buses coupled thereto and is adapted to effect the transfer in response to a control/data bus grant fed to the control logic section.Type: GrantFiled: December 23, 1997Date of Patent: December 31, 2002Assignee: EMC CorporationInventors: Christopher S. MacLellan, John K. Walton
-
Patent number: 6397281Abstract: A data storage system includes a plurality of control/data buses. A memory section is coupled to the plurality of control/data buses. The memory section includes a memory and a plurality of control logic sections interconnected through an arbitration bus. Each one of the control logic sections is coupled between a corresponding one of the control/data buses and the memory. Each one of such control logic sections includes a control logic for controlling transfer of data between the memory and the one of the plurality of control/data buses coupled to said one of the logic sections. The control logic is adapted to produce a control/data bus request for the one of the control/data buses coupled thereto and is adapted to effect the transfer in response to a control/data bus grant fed to the control logic. Each one of the control logic sections also includes a bus arbitration section coupled to the arbitration bus.Type: GrantFiled: December 23, 1997Date of Patent: May 28, 2002Assignee: EMC CorporationInventors: Christopher S. MacLellan, John K. Walton
-
Patent number: 6339807Abstract: An arbitrator provided to a processor element requests the utilization of a bus sends a bus request signal and a bus request value according to a priority level of the processor element to the bus, determines the priority of utilizing the bus in accordance with utilizing situation of the bus and the priority level of the processor element. Since a common bus arbitrating circuit connected to the bus watches the bus and determines a processor element to utilize the bus according to the utilizing situation of the bus and the priority level of the processor elements requesting the utilization of the bus, the bus arbitration can be performed with high speed, and an increase of communication speed between the processor elements through a single bus can be realized.Type: GrantFiled: May 13, 1999Date of Patent: January 15, 2002Assignee: Sony CorporationInventor: Masahiro Yasue
-
Patent number: 6286070Abstract: A bus controller for a CCD digital still camera arbitrates competing requests by multiple microcontrollers for a shared memory. One of the microcontrollers is designated to have a higher priority than the other microcontroller(s). In the case of competing requests, while one microcontroller is granted access to the memory, the other microcontroller performs other processing, and polls a memory status register to determine when the memory is available. Since the waiting processor performs other operations, as opposed to idling, the efficiency of the microcontroller is improved.Type: GrantFiled: February 25, 1999Date of Patent: September 4, 2001Assignee: Fujitsu LimitedInventor: Kunihiro Ohara
-
Patent number: 6185647Abstract: A priority decision circuit decides priorities of a plurality of slots on the basis of access frequencies or the like. In conformity with these priorities, a bus mapping circuit performs mapping allowing a slot having a higher priority to be connected to the upper hierarchical bus whereas it performs mapping allowing a slot having a lower priority to be connected to the lower hierarchical bus.Type: GrantFiled: May 14, 1998Date of Patent: February 6, 2001Assignee: Fujitsu LimitedInventor: Keiko Shibuya
-
Patent number: 6018781Abstract: A work station which includes a central processing unit (CPU), first and second interface chips connected to respective external or peripheral units, and a local bus connected to the CPU and chips and adapted for multiple byte data communication between the CPU and chips. First and second one-byte registers are included in the first and second chips, respectively, and are simultaneously accessible by the CPU.Type: GrantFiled: October 19, 1992Date of Patent: January 25, 2000Assignee: NCR CorporationInventor: Anton Goeppel
-
Patent number: 5931931Abstract: One aspect of the invention relates to a method for arbitrating simultaneous bus requests in a multiprocessor system having a plurality of devices which are coupled to a shared bus. In one version of the invention, the method includes the steps of receiving a plurality of bus requests from the devices; determining a device having the highest priority; determining whether the device having the highest priority is requesting the bus; granting bus access to the device having the highest priority if the device having the highest priority is requesting the bus; sequentially searching, beginning from the device logically adjacent to the device having the highest priority, for a next requesting device, and granting bus access to the next requesting device if the device having the highest priority is not requesting the bus; and assigning the highest priority to the device logically adjacent to the next requesting device.Type: GrantFiled: April 4, 1997Date of Patent: August 3, 1999Assignee: International Business Machines CorporationInventor: Thang Quang Nguyen