Direct Memory Access (e.g., Dma) Patents (Class 710/308)
  • Patent number: 12265731
    Abstract: This disclosure provides systems, methods, and devices for memory systems that support partial row refresh operation of a memory system. In a first aspect, a method of refreshing a memory array includes obtaining, by a memory controller from a host device through a channel, partial row refresh information associated with a first row in a memory array and refreshing, by the memory controller, a portion of the first row in the memory array based on the partial row refresh information. Other aspects and features are also claimed and described.
    Type: Grant
    Filed: July 13, 2023
    Date of Patent: April 1, 2025
    Assignee: QUALCOMM Incorporated
    Inventors: Subham Panda, Muzaffaruddin Mohammed, Venkatesh Petnikota, Sri Ananda Sai Jannabhatla, Jyothi Ramidi
  • Patent number: 12261853
    Abstract: Techniques for providing innocent until proven guilty (IUPG) solutions for building and using adversary resistant and false positive resistant deep learning models are disclosed. In some embodiments, a system, process, and/or computer program product includes storing a set comprising one or more innocent until proven guilty (IUPG) models for static analysis of a sample; performing a static analysis of content associated with the sample, wherein performing the static analysis includes using at least one stored IUPG model; and determining that the sample is malicious based at least in part on the static analysis of the content associated with the sample, and in response to determining that the sample is malicious, performing an action based on a security policy.
    Type: Grant
    Filed: November 3, 2023
    Date of Patent: March 25, 2025
    Assignee: Palo Alto Networks, Inc.
    Inventors: Brody James Kutt, Oleksii Starov, Yuchen Zhou, William Redington Hewlett, II
  • Patent number: 12254201
    Abstract: Write operation and garbage collection methods are provided for a Solid State Drive (SSD) controller of a SSD having Not-AND (NAND) flash memory devices with on-die Static Random Access Memory (SRAM) and NAND flash memory. In the write operation method, a received block of data is stored in on-die SRAM of the NAND flash device, rather than in on-chip SRAM of the controller, prior to programming into NAND flash memory. Until programmed into NAND flash memory, the block of data remains available in the on-die SRAM to fulfill an ‘immediate read’ operation, if received. In the garbage collection method, blocks of data are read from one or more source NAND flash devices and stored in on-die SRAM of a destination NAND flash device until a limit of such blocks has been reached, then the destination NAND flash device programs the blocks from the on-die SRAM into NAND flash memory.
    Type: Grant
    Filed: November 28, 2022
    Date of Patent: March 18, 2025
    Assignee: Huawei Technologies Co., Ltd.
    Inventors: Jea Woong Hyun, Chun Liu, Chaohong Hu, Xin Liao
  • Patent number: 12254338
    Abstract: Page table entries for a maximum number of virtual functions configurable by a physical function of a single root input-output virtualization (SR-IOV) device can be pre-allocated to provide access for nested virtual machines and containers. For example, a computing device can allocate, by an input-output memory management unit (IOMMU), a page table comprising page table entries to a physical function executed by an SR-IOV device. The number of page table entries can be the maximum number of virtual functions that are configurable by the physical function. A virtual IOMMU executing in a virtual machine deployed by the computing device can map a virtual page table comprising virtual page table entries to the page table comprising page table entries. The virtual machine can assign a virtual function using a virtual page table entry. The virtual page table entry can include a function number and a virtual memory address.
    Type: Grant
    Filed: June 15, 2022
    Date of Patent: March 18, 2025
    Assignee: Red Hat, Inc.
    Inventor: Michael Tsirkin
  • Patent number: 12236111
    Abstract: A system includes a memory controller and a memory device having a command interface, refresh circuitry, control logic, and a plurality of memory banks, each with a plurality of rows of memory cells. The command interface is operable to receive a refresh command from a memory controller and the refresh circuitry is configured to perform one or more refresh operations to refresh data stored in at least one bank of the plurality of memory banks during a refresh time interval in response to the refresh command from the memory controller. The control logic is to configure the command interface to enter a calibration mode during the refresh time interval, and the command interface is configured to perform a calibration operation in the calibration mode during the refresh time interval.
    Type: Grant
    Filed: March 20, 2024
    Date of Patent: February 25, 2025
    Assignee: RAMBUS INC.
    Inventors: Frederick A. Ware, Robert E. Palmer, John W. Poulton
  • Patent number: 12216579
    Abstract: Disclosed embodiments relate to atomic memory operations. In one example, an apparatus includes multiple processor cores, a cache hierarchy, a local execution unit, and a remote execution unit, and an adaptive remote atomic operation unit. The cache hierarchy includes a local cache at a first level and a shared cache at a second level. The local execution unit is to perform an atomic operation at the first level if the local cache is a storing a cache line including data for the atomic operation. The remote execution unit is to perform the atomic operation at the second level. The adaptive remote atomic operation unit is to determine whether to perform the first atomic operation at the first level or at the second level and whether to copy the cache line from the shared cache to the local cache.
    Type: Grant
    Filed: December 25, 2020
    Date of Patent: February 4, 2025
    Assignee: Intel Corporation
    Inventors: Carl J. Beckmann, Samantika S. Sury, Christopher J. Hughes, Lingxiang Xiang, Rahul Agrawal
  • Patent number: 12210781
    Abstract: A storage apparatus includes a plurality of storage controllers. Each of the plurality of storage controllers includes a controller interface for connecting the storage controllers. The controller interface includes one or more logical ports corresponding to each storage controller of the connection destination. When converting the first request of the first protocol used in the storage controller into the second request of the second protocol used in the inter-storage controller network, the controller interface stores the identification information of the first request and the identification information of the second request in the send queue of the logical port.
    Type: Grant
    Filed: September 19, 2022
    Date of Patent: January 28, 2025
    Assignee: Hitachi Vantara, Ltd.
    Inventors: Katsuya Tanaka, Yutaro Kobayashi, Hideaki Fukuda
  • Patent number: 12210422
    Abstract: Techniques are provided for implementing a persistent memory storage tier to manage persistent memory of a node. The persistent memory is managed by the persistent memory storage tier at a higher level within a storage operating system storage stack than a level at which a storage file system of the node is managed. The persistent memory storage tier intercepts an operation targeting the storage file system. The persistent memory storage tier retargets the operation from targeting the storage file system to targeting the persistent memory. The operation is transmitted to the persistent memory.
    Type: Grant
    Filed: August 31, 2023
    Date of Patent: January 28, 2025
    Assignee: NetApp, Inc.
    Inventors: Ananthan Subramanian, Ram Kesavan, Matthew Fontaine Curtis-Maury, Mark Smith
  • Patent number: 12169733
    Abstract: A processing device of a host machine detects a read access of a memory address by a guest executing on the host machine, and causes a memory page to be provided to the guest responsive to detecting the read access. The memory address is associated with a device slot of a communication bus that is not associated with at least one hardware device, and the memory page has a page table entry, mapped to the memory address, that indicates that the memory page is a read-only memory page for the guest.
    Type: Grant
    Filed: February 9, 2023
    Date of Patent: December 17, 2024
    Assignee: Red Hat, Inc.
    Inventors: Michael Tsirkin, Paolo Bonzini
  • Patent number: 12153160
    Abstract: In an embodiment, a method includes: receiving a global trigger with a first millimeter-wave radar; receiving the global trigger with a second millimeter-wave radar; generating a first internal trigger of the first millimeter-wave radar after a first offset duration from the global trigger; generating a second internal trigger of the second millimeter-wave radar after a second offset duration from the global trigger; start transmitting first millimeter-wave radar signals with the first millimeter-wave radar based on the first internal trigger; and start transmitting second millimeter-wave radar signals with the second millimeter-wave radar based on the second internal trigger, where the second offset duration is different from the first offset duration, and where the first and second millimeter-wave radar signals are transmitted sequentially so as to exhibit no temporal overlap.
    Type: Grant
    Filed: October 5, 2023
    Date of Patent: November 26, 2024
    Assignee: Infineon Technologies AG
    Inventors: Christoph Rumpler, Reinhard-Wolfgang Jungmaier, Dennis Noppeney, Saverio Trotta
  • Patent number: 12141471
    Abstract: The present disclosure relates to a storage device including a memory device having a plurality of memory cells and performing a program operation to store write data in the plurality of memory cells, a buffer memory device temporarily storing therein the write data, and a memory controller controlling the buffer memory device and the memory device to temporarily store in the buffer memory device, the write data received from a host memory included in a host and provide the write data from the buffer memory device to the memory device in response to a write command received from the host, wherein the memory controller comprises a buffer memory manager determining, based on a used capacity of the buffer memory device whether to transfer, to the host, a command completion with respect to the write command at a first time point or a second time point.
    Type: Grant
    Filed: September 30, 2022
    Date of Patent: November 12, 2024
    Assignee: SK hynix Inc.
    Inventor: Chul Woo Lee
  • Patent number: 12083970
    Abstract: A vehicle master device includes a rewrite target specifying unit that is configured to identify a plurality of rewrite target ECUs, a rewrite completion determination unit that is configured to determine whether a program rewrite is completed for all the plurality of rewrite target ECUs specified by the rewrite target specifying unit, an activation executable determination unit that is configured to determine whether activation is executable when the rewrite completion determination unit determines that the program rewrite is completed for all the plurality of rewrite target ECUs, and an activation request instruction unit that is configured to instruct all the plurality of rewrite target ECUs at the same time to perform the activation when the activation executable determination unit determines that activation is executable.
    Type: Grant
    Filed: February 5, 2021
    Date of Patent: September 10, 2024
    Assignee: DENSO CORPORATION
    Inventors: Yuzo Harata, Kazuhiro Uehara, Mitsuyoshi Natsume, Takuya Kawasaki
  • Patent number: 12079148
    Abstract: Ensuring the appropriate utilization of system resources using weighted workload based, time-independent scheduling, including: receiving an I/O request associated with an entity; determining whether an amount of system resources required to service the I/O request is greater than an amount of available system resources in a storage system; responsive to determining that the amount of system resources required to service the I/O request is greater than the amount of available system resources in the storage system: queueing the I/O request in an entity-specific queue for the entity; detecting that additional system resources in the storage system have become available; and issuing an I/O request from an entity-specific queue for an entity that has a highest priority, where a priority for each entity is determined based on the amount of I/O requests associated with the entity and a weighted proportion of resources designated for use by the entity.
    Type: Grant
    Filed: October 27, 2023
    Date of Patent: September 3, 2024
    Assignee: PURE STORAGE, INC.
    Inventors: Yuval Frandzel, Kiron Vijayasankar
  • Patent number: 12066957
    Abstract: Memory controllers, devices, modules, systems and associated methods are disclosed. In one embodiment, an integrated circuit (IC) memory component is disclosed that includes a memory core, a primary interface, and a secondary interface. The primary interface includes data input/output (I/O) circuitry and control/address (C/A) input circuitry, and accesses the memory core during a normal mode of operation. The secondary interface accesses the memory core during a fault mode of operation.
    Type: Grant
    Filed: April 3, 2023
    Date of Patent: August 20, 2024
    Assignee: Rambus Inc.
    Inventors: Frederick A. Ware, Kenneth L. Wright
  • Patent number: 12061919
    Abstract: A system and method for providing dynamic I/O virtualization is herein disclosed. According to one embodiment, a device capable of performing hypervisor-agnostic and device-agnostic I/O virtualization includes a host computer interface, memory, I/O devices (GPU, disk, NIC), and efficient communication mechanisms for virtual machines to communicate their intention to perform I/O operations on the device. According to one embodiment, the communication mechanism may use shared memory. According to some embodiments, the device may be implemented purely in hardware, in software, or using a combination of hardware and software. According to some embodiments, the device may share its memory with guest processes to perform optimizations including but not limited to a shared page cache and a shared heap.
    Type: Grant
    Filed: September 1, 2023
    Date of Patent: August 13, 2024
    Assignee: Dynavisor, Inc.
    Inventor: Sreekumar R. Nair
  • Patent number: 12045513
    Abstract: According to one embodiment, a memory system checks a first total size indicative of a sum of data lengths specified by first write commands stored in a first submission queue of a host corresponding to a first stream. When the first total size is greater than or equal to a minimum write size, the memory system fetches a set of first write commands stored in the first submission queue, transfers first write data associated with the set of first write commands from a memory of the host to the memory system, and writes the first write data into a first write destination block allocated for the first stream.
    Type: Grant
    Filed: April 10, 2023
    Date of Patent: July 23, 2024
    Assignee: KIOXIA CORPORATION
    Inventor: Shinichi Kanno
  • Patent number: 12039335
    Abstract: Schedule instructions of a program for execution on a coarse grained reconfigurable array having a plurality of tiles operable in parallel. The program identifies data flows through memory locations represented by memory variables and identifies instructions configured to transform data in the data flows. Based on a hardware profile identifying features of the coarse grained reconfigurable array, a scheduler is configured to generate a memory map. The memory map identifies, for each respective memory variable in the program, one of the tiles that contains a memory location represented by the respective memory variable. Based on the memory map reducing possible choices for a brute force search, the scheduler assigns the instructions to the tiles for execution, and determines timing of execution of the instructions in the tiles.
    Type: Grant
    Filed: March 25, 2022
    Date of Patent: July 16, 2024
    Assignee: Micron Technology, Inc.
    Inventors: Allan Kennedy Porterfield, Skyler Arron Windh, Bashar Romanous
  • Patent number: 12032346
    Abstract: A control system includes one or a plurality of functional units, and a control device for exchanging communication data transmitted circularly among the functional units. The control device selects, in accordance with an instruction from a user or in accordance with a predetermined condition, one transfer system of a first transfer system in which a computation processing unit transfers the communication data and a second transfer system in which a DMA controller transfers the communication data.
    Type: Grant
    Filed: October 24, 2019
    Date of Patent: July 9, 2024
    Assignee: OMRON Corporation
    Inventor: Kenichi Iwami
  • Patent number: 12032960
    Abstract: A non-volatile memory (NVM) integrated circuit device includes a processing device and an NVM array of memory cells partitioned into a first physical region and a second physical region. The NVM integrated circuit device also includes a plurality of routing circuits, a first decoder associated with a first routing circuit, and a second decoder associated with a second routing circuit. The NVM integrated circuit device also includes a first programmable register coupled to the plurality of routing circuits, wherein the first programmable register is to store a first multi-bit value, the first multi-bit value programmed by the processing device to configure a first address range associated with the first decoder.
    Type: Grant
    Filed: March 30, 2022
    Date of Patent: July 9, 2024
    Assignee: Infineon Technologies AG
    Inventors: Sandeep Vangipuram, Glenn Ashley Farrall
  • Patent number: 11971833
    Abstract: Dynamic buffer selection in ethernet controllers including determining, by an ethernet controller, based on a received header of a packet, a length of the packet; selecting, from a plurality of buffers, a buffer of a buffer size based on the length of the packet, wherein the plurality of buffers comprises a plurality of different buffer sizes; and transferring the packet to the selected buffer.
    Type: Grant
    Filed: March 31, 2022
    Date of Patent: April 30, 2024
    Assignee: LENOVO GLOBAL TECHNOLOGY (UNITED STATES) INC.
    Inventors: Corneliu-Ilie Calciu, Catalin-Eugen Nitipir, Radu Mihai Iorga, George-Andrei Stanescu
  • Patent number: 11966339
    Abstract: Selecting between basic and global persistent flush modes is described. In accordance with the described techniques, a system includes a data fabric in electronic communication with at least one cache and a controller configured to select between operating in a global persistent flush mode and a basic persistent flush mode based on an available flushing latency of the system, control the at least one cache to flush dirty data to the data fabric in response to a flush event trigger while operating in the global persistent flush mode, and transmit a signal to switch control to an application to flush the dirty data from the at least one cache to the data fabric while operating in the basic persistent flush mode.
    Type: Grant
    Filed: September 30, 2022
    Date of Patent: April 23, 2024
    Assignee: Advanced Micro Devices, Inc.
    Inventor: Alexander Joseph Branover
  • Patent number: 11963299
    Abstract: The embodiments described herein describe technologies for memory systems. One implementation of a memory system includes a motherboard substrate with multiple module sockets, at least one of which is populated with a memory module. A first set of data lines is disposed on the motherboard substrate and coupled to the module sockets. The first set of data lines includes a first subset of point-to-point data lines coupled between a memory controller and a first socket and a second subset of point-to-point data lines coupled between the memory controller and a second socket. A second set of data lines is disposed on the motherboard substrate and coupled between the first socket and the second socket. The first and second sets of data lines can make up a memory channel.
    Type: Grant
    Filed: April 21, 2022
    Date of Patent: April 16, 2024
    Assignee: Rambus Inc.
    Inventors: Frederick A. Ware, Suresh Rajan
  • Patent number: 11947459
    Abstract: Embodiments herein describe memories in a processor system in an integrated circuit (IC) that can be assigned to either a cache coherent domain or an I/O domain, rather than being statically assigned by a designer of the IC. That is, the user or customer can assign the memories to domain that best suits their desires. Further, the memories can be reassigned to a different domain if the user later changes her mind.
    Type: Grant
    Filed: September 30, 2021
    Date of Patent: April 2, 2024
    Assignee: XILINX, INC.
    Inventors: Jaideep Dastidar, James Murray
  • Patent number: 11907145
    Abstract: An integrated circuit (IC) includes first and second memory devices and a bridge. The IC also includes a first interconnect segment coupled between the first memory device and the bridge. The IC further includes a second interconnect segment coupled between the first and second memory devices, and a third interconnect segment coupled between the bridge and the second memory device. The IC includes a first DMA circuit coupled to the first interconnect segment, and a second DMA circuit coupled to the second interconnect segment. A fourth interconnect segment is coupled between the first and second DMA circuits.
    Type: Grant
    Filed: October 24, 2022
    Date of Patent: February 20, 2024
    Assignee: Texas Instruments Incorporated
    Inventors: Brian Jason Karguth, Charles Lance Fuoco, Samuel Paul Visalli, Michael Anthony Denio
  • Patent number: 11862156
    Abstract: Embodiments of the present invention provide systems, methods, and computer storage media directed to providing talk back automation for applications installed on a mobile device. To do so actions (e.g., talk back features) can be created, via the digital assistant, by recording a series of events that are typically provided by a user of the mobile device when manually invoking the desired action. At a desired state, the user may select an object that represents the output of the application. The recording embodies the action and can be associated with a series of verbal commands that the user would typically announce to the digital assistant when an invocation of the action is desired. In response, the object is verbally communicated to the user via the digital assistant, a different digital assistant, or even another device. Alternatively, the object may be communicated to the same application or another application as input.
    Type: Grant
    Filed: July 2, 2021
    Date of Patent: January 2, 2024
    Assignee: Peloton Interactive, Inc.
    Inventors: Mark Robinson, Matan Levi, Kiran Bindhu Hemaraj, Rajat Mukherjee
  • Patent number: 11836080
    Abstract: A L2 cache is set associative, has N ways, and is inclusive of a virtual L1 cache such that when the virtual address misses in the L1: a portion of the virtual address is translated into a physical memory line address (PMLA), the PMLA is allocated into an L2 entry, and a physical address proxy (PAP) for the PMLA is allocated into an L1 entry. The PAP for the PMLA includes a set and a way that uniquely identify the L2 entry. The L2 receives a physical memory line address for allocation, uses a set index portion of the PMLA, and for each L2 way, forms a PAP corresponding to the way. The L1, for each PAP, generates a corresponding indicator of whether the PAP is L1 resident. The L2 selects, for replacement, a way whose indicator indicates the PAP is not resident in the L1.
    Type: Grant
    Filed: May 24, 2022
    Date of Patent: December 5, 2023
    Assignee: Ventana Micro Systems Inc.
    Inventors: John G. Favor, Srivatsan Srinivasan, Robert Haskell Utley
  • Patent number: 11829312
    Abstract: An eyewear device that includes a plurality of SoCs that share processing workload, and a USB port configured to perform low-power debugging and automation of the plurality of SoCs, such as using either a Universal Asynchronous Receiver-Transmitter (UART) or a Serial Wire Debug (SWD). The eyewear includes a USB hub configured such that the USB port can simultaneously communicate with the plurality of SoCs. The USB hub can be shut down to disable the USB hub, and all the SoCs can enter their low-power modes without being kept awake by a persistent USB connection. The eyewear includes a first switch and a control logic, wherein the control logic controls the first switch and enables the USB port to perform low-power debugging and automation of the SoCs. The eyewear further includes a second switch, wherein the control logic controls the second switch to enable the USB port to perform low-power debugging and automation of the SoCs via a processor, or to enable the USB port to control each of the SoCs.
    Type: Grant
    Filed: December 31, 2021
    Date of Patent: November 28, 2023
    Assignee: Snap Inc.
    Inventors: Alex Feinman, Jason Heger, Shaheen Moubedi, Gerald Nilles, John Recchio, Praveen Babu Vadivelu
  • Patent number: 11829237
    Abstract: Systems, apparatuses, and methods for error detection and recovery when streaming data are described. A system includes one or more companion direct memory access (DMA) subsystems for transferring data. When an error is detected for a component of the companion DMA subsystem(s), the operations performed by the other components need to gracefully adapt to this error so that operations face only a minimal disruption. For example, while one or more consumers are still consuming a first frame, a companion router receives an indication of an error for a second frame, causing the companion router to send a router frame abort message to a route manager. In response, the route manager waits until the consumer(s) are consuming the second frame before sending them a frame abort message. The consumer(s) flush their pipeline and transition to an idle state waiting for a third frame after receiving the frame abort message.
    Type: Grant
    Filed: March 5, 2021
    Date of Patent: November 28, 2023
    Assignee: Apple Inc.
    Inventors: Marc A Schaub, Roy G. Moss, Michael Bekerman
  • Patent number: 11808883
    Abstract: In an embodiment, a method includes: receiving a global trigger with a first millimeter-wave radar; receiving the global trigger with a second millimeter-wave radar; generating a first internal trigger of the first millimeter-wave radar after a first offset duration from the global trigger; generating a second internal trigger of the second millimeter-wave radar after a second offset duration from the global trigger; start transmitting first millimeter-wave radar signals with the first millimeter-wave radar based on the first internal trigger; and start transmitting second millimeter-wave radar signals with the second millimeter-wave radar based on the second internal trigger, where the second offset duration is different from the first offset duration, and where the first and second millimeter-wave radar signals are transmitted sequentially so as to exhibit no temporal overlap.
    Type: Grant
    Filed: January 31, 2020
    Date of Patent: November 7, 2023
    Assignee: Infineon Technologies AG
    Inventors: Christoph Rumpler, Reinhard-Wolfgang Jungmaier, Dennis Noppeney, Saverio Trotta
  • Patent number: 11803492
    Abstract: Ensuring the appropriate utilization of system resources using weighted workload based, time-independent scheduling, including: receiving an I/O request associated with an entity; determining whether an amount of system resources required to service the I/O request is greater than an amount of available system resources in a storage system; responsive to determining that the amount of system resources required to service the I/O request is greater than the amount of available system resources in the storage system: queueing the I/O request in an entity-specific queue for the entity; detecting that additional system resources in the storage system have become available; and issuing an I/O request from an entity-specific queue for an entity that has a highest priority, where a priority for each entity is determined based on the amount of I/O requests associated with the entity and a weighted proportion of resources designated for use by the entity.
    Type: Grant
    Filed: November 11, 2022
    Date of Patent: October 31, 2023
    Assignee: PURE STORAGE, INC.
    Inventors: Yuval Frandzel, Kiron Vijayasankar
  • Patent number: 11789884
    Abstract: Bus system comprising a first bus and a second bus, wherein the first bus is connected to the second bus through a bridge and a multiplexer. A first master has access to the second bus via the first bus, the bridge and the multiplexer. A second master has access to the second bus via the multiplexer. The bridge comprises an arbitration unit which is arranged to allow both a first master and a second master access to the second bus in such a way that no access is disturbed or lost.
    Type: Grant
    Filed: October 30, 2020
    Date of Patent: October 17, 2023
    Assignee: AMS AG
    Inventor: Heinz-Werner Hackl
  • Patent number: 11775650
    Abstract: A processor system includes a processor and a first memory area storing a boot program code. The boot program code starts execution of an operating system when executed by the processor, and performs a cryptographic operation when the processor executes the boot program code. A second memory area stores one or more cryptographic keys and is only accessible to the boot program code. A third memory area stores the operating system. The processor retrieves the boot program code from the first memory area and executes the boot program code to start the execution of the operating system. The processor re-executes the boot program code to cryptographically encrypt data upon the basis of the cryptographic keys stored in the second memory area.
    Type: Grant
    Filed: September 11, 2020
    Date of Patent: October 3, 2023
    Assignee: SECURE THINGZ, LTD.
    Inventors: Stephan Spitz, Haydn Povey, Tim Woodruff
  • Patent number: 11768782
    Abstract: An electrical circuit device includes a signal bus comprising a plurality of parallel signal paths and a calibration circuit, operatively coupled with the signal bus. The calibration circuit can perform operations including determining a representative duty cycle for a plurality of signals transferred via the plurality of parallel signal paths, the plurality of signals comprising a plurality of duty cycles and comparing the representative duty cycle for the plurality of signals transferred via the plurality of parallel signal paths to a reference value to determine a comparison result. The calibration circuit can perform further operations including adjusting, based on the comparison result, a trim value associated with the plurality of duty cycles of the plurality of signals to compensate for distortion in the plurality of duty cycles and calibrating the plurality of duty cycles of the plurality of signals using the adjusted trim value.
    Type: Grant
    Filed: August 3, 2022
    Date of Patent: September 26, 2023
    Assignee: Micron Technology, Inc.
    Inventors: Guan Wang, Ali Feiz Zarrin Ghalam, Chin-Yu Chen, Jongin Kim
  • Patent number: 11720487
    Abstract: According to one embodiment, a memory system includes a nonvolatile memory and a controller. In response to receiving a first write command from a host, the controller determines a first physical address indicative of a physical storage location of the nonvolatile memory to which first write data associated with the first write command is to be written, and updates an address translation table such that the first physical address is associated with a logical address of the first write data. The controller starts updating the address translation table before the transfer of the first write data is finished or before the write of the first write data to the nonvolatile memory is finished.
    Type: Grant
    Filed: October 13, 2021
    Date of Patent: August 8, 2023
    Assignee: Kioxia Corporation
    Inventor: Shinichi Kanno
  • Patent number: 11714714
    Abstract: Techniques for non-deterministic operation of a stacked memory system are provided. In an example, a method of operating a memory package can include receiving a plurality of memory access requests for a channel at a logic die, returning first data to a host in response to a first memory access request of the plurality of memory access requests, returning an indication of data not ready to the host in response to a second memory access request of the plurality of memory access requests for second data, returning a first index to the host with the indication of data not ready, returning an indication data is ready with third data in response to a third memory access request of the plurality of memory access requests, and returning the first index with the indication of data ready.
    Type: Grant
    Filed: August 22, 2022
    Date of Patent: August 1, 2023
    Assignee: Micron Technology, Inc.
    Inventor: Joseph T. Pawlowski
  • Patent number: 11698745
    Abstract: Storage devices include a memory array comprised of a plurality of memory devices. These memory devices are programmed to store data and erased when data is invalidated. Traditional storage devices waited to erase memory devices until new data was ready to write to them in order to avoid baking in the erase state. However, the act of erasing adds time to the overall program cycle and is getting larger as storage device capacity and complexity increases. Because of newer configurations, the threat of baking in erase states is decreased, allowing memory devices within a memory array to be pre-erased prior to writing. This reduces write times and be dynamically implemented in response to one or more changing conditions. Pre-erasing can be accomplished by utilizing a pre-erase list that can indicate pre-erased memory devices and provide them in response to a write command prior to the use of non-erased memory devices.
    Type: Grant
    Filed: April 5, 2021
    Date of Patent: July 11, 2023
    Assignee: Western Digital Technologies, Inc.
    Inventors: Shrinidhi Kulkarni, Vinayak Bhat
  • Patent number: 11687242
    Abstract: The method includes: an FPGA board feeds back the quantity of controllers and the total quantity of DDR memories after receiving a hardware information acquisition request from a host; after a data space application request is received from the host, on the basis of the data space application request, perform data slice processing on data to be calculated, wherein the data space application request carries the dedicated application space capacity of each DDR and the data to be calculated, and the total quantity of slices of the data to be calculated is the same as the total quantity of DDR memories; and transmit each sliced data to a corresponding DDR space, and according to a data storage position of the sliced data in each DDR, read the data from the DDR memory space in parallel by means of the plurality of controllers and calculate same.
    Type: Grant
    Filed: February 19, 2021
    Date of Patent: June 27, 2023
    Assignee: INSPUR ELECTRONIC INFORMATION INDUSTRY CO., LTD.
    Inventors: Jiaheng Fan, Yanwei Wang, Hongwei Kan, Rui Hao
  • Patent number: 11675722
    Abstract: In an embodiment, a system on a chip (SOC) comprises a semiconductor die on which circuitry is formed, wherein the circuitry comprises a plurality of agents and a plurality of network switches coupled to the plurality of agents. The plurality of network switches are interconnected to form a plurality of physical and logically independent networks. A first network of the plurality of physically and logically independent networks is constructed according to a first topology and a second network of the plurality of physically and logically independent networks is constructed according to a second topology that is different from the first topology. For example, the first topology may a ring topology and the second topology may be a mesh topology. In an embodiment, coherency may be enforced on the first network and the second network may be a relaxed order network.
    Type: Grant
    Filed: June 3, 2021
    Date of Patent: June 13, 2023
    Assignee: Apple Inc.
    Inventors: Sergio Kolor, Sergio V. Tota, Tzach Zemer, Sagi Lahav, Jonathan M. Redshaw, Per H. Hammarlund, Eran Tamari, James Vash, Gaurav Garg, Lior Zimet, Harshavardhan Kaushikkar, Steven Fishwick, Steven R. Hutsell, Shawn M. Fukami
  • Patent number: 11645010
    Abstract: There are provided a memory system and an operating method thereof. The memory system includes: a memory device for storing data in a program operation, and reading stored data and temporarily store the read data in a read operation; and a controller for transmitting data to the memory device, wherein the controller includes: a flash direct memory access (DMA) for reading and outputting the data temporarily stored in the memory device in the read operation; a buffer memory for storing the data output from the flash DMA; and a host DMA for reading the data stored in the buffer memory and outputting the read data to a host, wherein a first operation of storing the data temporarily stored in the memory device in the buffer memory and a second operation of outputting the data stored in the buffer memory to the host are performed in parallel.
    Type: Grant
    Filed: June 30, 2021
    Date of Patent: May 9, 2023
    Assignee: SK hynix Inc.
    Inventor: Do Hun Kim
  • Patent number: 11609997
    Abstract: An autonomous driving system having dual secure boot is provided. The autonomous driving system includes: a control system, a host, and a baseboard management controller (BMC). The control system includes a microcontroller, a first flash memory, and a second flash memory. The first flash memory stores first embedded-controller firmware and a first application image file. The second flash memory stores second embedded-controller firmware and a second application image file. When the autonomous driving system is turned on, the microcontroller executes a dual secure boot procedure to execute the first embedded-controller firmware or the second embedded-controller firmware. In response to the microcontroller successfully executing the first embedded-controller firmware or the second embedded-controller firmware, the microcontroller authenticates the first application image file or the second application image file.
    Type: Grant
    Filed: September 30, 2020
    Date of Patent: March 21, 2023
    Assignee: QUANTA COMPUTER INC.
    Inventor: Yueh-Chang Tsai
  • Patent number: 11593107
    Abstract: An input/output store instruction is handled. A data processing system includes a system nest coupled to at least one input/output bus by an input/output bus controller. The data processing system further includes at least a data processing unit including a core, system firmware and an asynchronous core-nest interface. The data processing unit is coupled to the system nest via an aggregation buffer. The system nest is configured to asynchronously load from and/or store data to at least one external device which is coupled to the at least one input/output bus. The data processing unit is configured to complete the input/output store instruction before an execution of the input/output store instruction in the system nest is completed. The asynchronous core-nest interface includes an input/output status array with multiple input/output status buffers. The system firmware includes a retry buffer and the core includes an analysis and retry logic.
    Type: Grant
    Filed: June 18, 2021
    Date of Patent: February 28, 2023
    Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Christoph Raisch, Marco Kraemer, Frank Siegfried Lehnert, Matthias Klein, Jonathan D. Bradbury, Christian Jacobi, Brenton Belmar, Peter Dana Driever
  • Patent number: 11586365
    Abstract: Applying a rate limit across a plurality of storage systems, including: determining a rate limit for paired storage systems; receiving, by a first storage system, an amount of I/O operations serviced by the second storage system during a previous predetermined period of time; determining whether the amount of I/O operations serviced by the second storage system is less than half of the rate limit for the paired storage systems; if so, setting local a rate limit for a next predetermined period of time for the first storage system to the difference between the rate limit for the paired storage systems and the amount of I/O operations serviced by the second storage system during the previous predetermined period of time; and otherwise, setting a local rate limit for a next predetermined period of time for the first storage system to half of the rate limit for the paired storage systems.
    Type: Grant
    Filed: April 16, 2021
    Date of Patent: February 21, 2023
    Assignee: PURE STORAGE, INC.
    Inventors: Mudit Aggarwal, Yuval Frandzel
  • Patent number: 11520720
    Abstract: Ensuring the appropriate utilization of system resources using weighted workload based, time-independent scheduling, including: receiving an I/O request associated with an entity; determining whether an amount of system resources required to service the I/O request is greater than an amount of available system resources in a storage system; responsive to determining that the amount of system resources required to service the I/O request is greater than the amount of available system resources in the storage system: queueing the I/O request in an entity-specific queue for the entity; detecting that additional system resources in the storage system have become available; and issuing an I/O request from an entity-specific queue for an entity that has a highest priority, where a priority for each entity is determined based on the amount of I/O requests associated with the entity and a weighted proportion of resources designated for use by the entity.
    Type: Grant
    Filed: October 26, 2020
    Date of Patent: December 6, 2022
    Assignee: PURE STORAGE, INC.
    Inventors: Yuval Frandzel, Kiron Vijayasankar
  • Patent number: 11500650
    Abstract: An FPGA upgrade method is provided, including: delivering, by a host, an upgrade instruction to an FPGA; uninstalling a PCIe driver corresponding to the FPGA to let a status of the PCIe link be changed to link down; continuously monitoring, in a first expiration time, whether the status of the PCIe link is changed to link up; and if yes, reloading the PCIe driver. The method further includes: after the FPGA receives the upgrade instruction, continuously monitoring, in a second expiration time, whether the status of the PCIe link is changed to link down, if yes, loading the configuration data from the FPGA configuration memory for upgrade; and after upgrade is completed, negotiating, by the FPGA, with the host to restore the status of the PCIe link to link up that is used for reloading the PCIe driver upon detection by the host.
    Type: Grant
    Filed: June 4, 2021
    Date of Patent: November 15, 2022
    Assignee: HUAWEI TECHNOLOGIES CO., LTD.
    Inventors: Jianbo Xiang, Bo Zhang
  • Patent number: 11487465
    Abstract: One embodiment provides a system which facilitates data movement. The system allocates, in a volatile memory of a first storage drive, a first region to be accessed directly by a second storage drive or a first NIC. The first storage drive, the second storage drive, and the first NIC are associated with a first server. The system stores data in the first region. Responsive to receiving a first request from the second storage drive to read the data, the system transmits, by the first storage drive to the second storage drive, the data stored in the first region while bypassing a system memory of the first server. Responsive to receiving, from a third storage drive associated with a second server, a second request to read the data, the system retrieves, by the first NIC, the data stored in the first region while bypassing the system memory of the first server.
    Type: Grant
    Filed: December 11, 2020
    Date of Patent: November 1, 2022
    Assignee: Alibaba Group Holding Limited
    Inventor: Shu Li
  • Patent number: 11449357
    Abstract: Enabling an integrated circuit (IC) to accommodate a new peripheral component interconnect express (PCIe) capability of an updated PCIe specification. Firmware-programmable registers for the IC, spanning a target range of register and function numbers to accommodate the new capability, are created. A host issues configuration requests to the IC, which include a register and function number for the new capability. The IC returns a value of a target register when the register number and function number are in the target range. The host updates the value and triggers a firmware interrupt to add the new capability to a list of existing capabilities.
    Type: Grant
    Filed: November 12, 2019
    Date of Patent: September 20, 2022
    Assignee: SK hynix Inc.
    Inventor: Jinliang Mao
  • Patent number: 11412141
    Abstract: An optical image stabilization (OIS) circuit, applied to an OIS device including a single sensor configured to provide sensor data is provided. The OIS circuit includes a main OIS circuit configured to output a control signal to the sensor, and receive the control signal from the sensor with sensor data, output an interruption signal to initiate a control operation, and control a main OIS operation, and a sub-OIS circuit configured to be synchronized with the main OIS circuit based on the control signal input with the sensor data, and control a sub OIS operation based on the interruption signal.
    Type: Grant
    Filed: July 20, 2020
    Date of Patent: August 9, 2022
    Assignee: Samsung Electro-Mechanics Co., Ltd.
    Inventors: Gyu Won Kim, Kyoung Joong Min, Jin Yong Kang
  • Patent number: 11392703
    Abstract: Embodiments detailed herein include, but are not limited to, a hardware processor to execute instructions and security circuitry to perform pre-boot operations including signature verification of a portion of firmware in a firmware storage hardware and initiating recovery upon a signature verification failure. The hardware processor comprises a plurality of cores in some embodiments. The hardware processor a multicore processor in some embodiments.
    Type: Grant
    Filed: December 10, 2019
    Date of Patent: July 19, 2022
    Assignee: Intel Corporation
    Inventors: Sergiu D Ghetie, Neeraj S. Upasani, Sagar V. Dalvi, David P. Turley, Jeanne Guillory, Mark D. Chubb, Allen R. Wishman, Shahrokh Shahidzadeh
  • Patent number: 11386027
    Abstract: A network switch includes a data bus, a register, an endpoint controller and a direct memory access controller. The endpoint controller is configured to receive a descriptor generated by a device driver of a host system, store the descriptor in the register, and transfer data between a root complex controller of the host system and the data bus. The descriptor identifies an address of a buffer in a memory of the host system. The direct memory access controller is configured to receive the address of the buffer from the endpoint controller or the register and, based on the address and an indication generated by the device driver, independently control transfer of the data between the memory of the host system and a network device connected to the network switch. The direct memory access controller is a receive direct memory access controller or a transmit direct memory access controller.
    Type: Grant
    Filed: November 27, 2019
    Date of Patent: July 12, 2022
    Assignee: Marvell Asia Pte, Ltd.
    Inventors: Manfred Kunz, Markus Althoff, Xiongzhi Ning
  • Patent number: 11386029
    Abstract: An electronic apparatus has a processor; a peripheral having a data interface and a data-attribute interface; a direct memory access (DMA) controller for the peripheral; a memory; a bus system connecting the processor, the DMA controller, and the memory; a data link between the DMA controller and the peripheral; and a data-attribute link between the DMA controller and the peripheral, separate from the data link. The DMA controller has data-transfer circuitry for transferring data between the memory and the data interface of the peripheral over the data link, and for transferring data-attribute information, associated with the data, between the memory and the data-attribute interface of the peripheral over the data-attribute link.
    Type: Grant
    Filed: May 28, 2019
    Date of Patent: July 12, 2022
    Assignee: Nordic Semiconductor ASA
    Inventors: Marko Winblad, Markku Vähätaini, James Nevala, Matti Tiikkainen, Hannu Talvitie