Direct Memory Access (e.g., Dma) Patents (Class 710/308)
-
Publication number: 20150134871Abstract: Methods and systems are provided that execute reduced host data commands. A reduced host data command may be a write command that includes or is received with an indication of host data instead of the host data. The reduced host data command may be executed with a Direct Memory Access (DMA) circuit independently of a processor that executes administrative commands. In the execution of the reduced host data command, host data may be generated, metadata may be generated, and the generated host data and/or metadata may be copied into backend memory with the DMA circuit independently of the processor.Type: ApplicationFiled: November 8, 2013Publication date: May 14, 2015Inventors: Shay Benisty, Tal Sharifie, Girish Desai, Oded Karni
-
Patent number: 9032116Abstract: A device comprises a central processing unit (CPU) and a memory configured for storing memory descriptors. The device also includes an analog-to-digital converter controller (ADC controller) configured for managing an analog-to-digital converter (ADC) using the memory descriptors. In addition, the device includes a direct memory access system (DMA system) configured for autonomously sequencing conversion operations performed by the ADC without CPU intervention by transferring the memory descriptors directly between the memory and the ADC controller for controlling the conversion operations performed by the ADC.Type: GrantFiled: July 7, 2014Date of Patent: May 12, 2015Assignee: Atmel CorporationInventors: Frode Milch Pedersen, Romain Oddoart, Cedric Favier
-
Patent number: 9032122Abstract: The present disclosure includes a method for migration of a first virtual function of a first device located on a PCI bus and accessible by a device driver using a virtual address. A second virtual function is created on a second device. A base address is determined for the second virtual function as a function of a logical location of the second device within the PCI structure. An offset is determined for the second virtual function as a function of the base address and the virtual address. The device driver is notified that the first virtual function is on hold. The offset is stored in a translation table. The device driver is notified that the hold has been lifted. Accesses to the virtual address and by the device driver to memory of the second virtual function are routed based upon the offset in the translation table.Type: GrantFiled: December 10, 2013Date of Patent: May 12, 2015Assignee: International Business Machines CorporationInventors: Brian W. Hart, Liang Jiang, Anil Kalavakolanu, Shannon D. Moore, Robert E. Wallis, Evelyn T. Yeung
-
Publication number: 20150127870Abstract: A semiconductor memory device includes a first global line suitable for inputting/outputting data from/to a first bank, a second global line suitable for inputting/outputting data from/to a second bank, a multi-purpose register (MPR) suitable for loading data having a predetermined value on the first global line in a training mode, a first data input/output (I/O) unit suitable for inputting/outputting data between one of the first and second global lines and a first data pad and selectively transferring data loaded on the first global line to the second global line in response to a bandwidth option in the training mode, and a second data I/O unit enabled in response to the bandwidth option, suitable for inputting/outputting data between the second global line and a second data pad.Type: ApplicationFiled: December 15, 2013Publication date: May 7, 2015Applicant: SK hynix Inc.Inventor: Choung-Ki SONG
-
Publication number: 20150127872Abstract: An exemplary computer system includes a server module including a first processor and first memory, a storage module including a second processor, a second memory and a storage device, and a transfer module. The transfer module retrieves a first transfer list including an address of a first storage area, which is set on the first memory for a read command, from the server module. The transfer module retrieves a second transfer list including an address of a second storage area in the second memory, in which data corresponding to the read command read from the storage device is stored temporarily, from the storage module. The transfer module sends the data corresponding to the read command in the second storage area to the first storage area by controlling the data transfer between the second storage area and the first storage area based on the first and second transfer lists.Type: ApplicationFiled: January 14, 2015Publication date: May 7, 2015Inventors: Yuki KONDOH, Isao OHARA
-
Publication number: 20150127871Abstract: Disclosed is a system and method for updating IOMMU (Input Output Memory Management Unit) tables for remapping DMA (Direct Memory Access) range for a requested bus device when the device is active.Type: ApplicationFiled: December 20, 2013Publication date: May 7, 2015Inventor: Kashyap Dushyantbhai Desai
-
Publication number: 20150127869Abstract: A system and method can support efficient packet processing in a network environment. The system can comprise a thread scheduling engine that operates to assign a thread key to each software thread in a plurality of software threads. Furthermore, the system can comprise a pool of direct memory access (DMA) resources that can be used to process packets in the network environment. Additionally, each said software thread operates to request access to a DMA resource in the pool of DMA resources by presenting an assigned thread key, and a single software thread is allowed to access multiple DMA resources using the same thread key.Type: ApplicationFiled: November 5, 2013Publication date: May 7, 2015Applicant: Oracle International CorporationInventors: Arvind Srinivasan, Ajoy Siddabathuni, Elisa Rodrigues
-
Publication number: 20150120984Abstract: According to one embodiment, the host controller includes a register set to issue command, and a direct memory access (DMA) unit and accesses a system memory and a device. First, second, third and fourth descriptors are stored in the system memory. The first descriptor includes a set of a plurality of pointers indicating a plurality of second descriptors. Each of the second descriptors comprises the third descriptor and fourth descriptor. The third descriptor includes a command number, etc. The fourth descriptor includes information indicating addresses and sizes of a plurality of data arranged in the system memory. The DMA unit sets, in the register set, the contents of the third descriptor forming the second descriptor, from the head of the first descriptor as a start point, and transfers data between the system memory and the host controller in accordance with the contents of the fourth descriptor.Type: ApplicationFiled: January 2, 2015Publication date: April 30, 2015Applicant: Kabushiki Kaisha ToshibaInventor: Akihisa FUJIMOTO
-
Publication number: 20150120983Abstract: Two channels of a main CPU channel and a sub CPU channel each including a reception channel and a transmission channel, and performing a data transfer by a DMA in accordance with a descriptor are provided, a channel switching part selects the main CPU channel or the sub CPU channel in accordance with information set at a mode setting register, and performs a switching of channels at a boundary of a packet to be transferred to thereby enable the switching of channels without interrupting a DMA operation.Type: ApplicationFiled: August 27, 2014Publication date: April 30, 2015Inventors: Takashi OKUDA, Satoru OKAMOTO
-
Publication number: 20150113195Abstract: An electronic device includes: a communication module; an input module; a display; an interface; at least one sensor; a memory; and a processor module. The processor module includes at least one of: at least one dummy chip including at least one Through Silicon Via (TSV); at least one memory bridge including at least one TSV; at least one memory connected to the at least one dummy chip and the at least one memory bridge and that can exchange an electric signal through the at least one dummy chip and the at least one memory bridge; or at least one processor. The at least one processor may be configured to exchange an electric signal through the at least one memory bridge, and to transmit an electric signal to at least one of the communication module, input module, display, interface, at least one sensor, or first memory.Type: ApplicationFiled: October 20, 2014Publication date: April 23, 2015Inventor: Seijin KIM
-
Patent number: 9015397Abstract: A DMA optimization circuit transfers data from a single source device to a plurality of destination devices on a computer bus. A first DMA control circuit is configured to transfer a payload of data from the source device to a first destination device where the payload of data divided into a plurality of chunks of data. A second DMA control circuit is configured to transfer the payload of data from the source device to a second destination device, and is further configured to perform a logical operation on the data transferred to the second destination device. A synchronization controller is configured to control each DMA control circuit to independently transfer the chunk of data, and receives a signal indicating that both DMA control circuits have finished transferring the corresponding chunk of data. The synchronization controller then transfers of a next chunk of data only when both DMA control circuits have finished transferring the corresponding chunk of data.Type: GrantFiled: February 14, 2013Date of Patent: April 21, 2015Assignee: SanDisk Technologies Inc.Inventors: Tal Sharifie, Shay Benisty, Yair Baram
-
Patent number: 9009379Abstract: Using relatively inexpensive, external resistor networks, an electronic device, such as an FPGA, can be configured to use non-MIPI interfaces to communicate with one or more MIPI-compliant devices, such as video sources (e.g., cameras) and sinks (e.g., displays). High-speed (HS) and low-power (LP) MIPI signaling for each MIPI clock/data lane is supported by a set of one or more non-MIPI interfaces, such as LVDS and/or LVCMOS receivers, transmitters, and/or transceivers, and an appropriate, corresponding, external resistor network. For configurations in which the resistor-configured electronic device can handle high-speed MIPI data from a MIPI-compliant device, the electronic device can detect transitions in the MIPI mode of the MIPI-compliant device. In some configurations, the resistor-configured electronic device can provide high-speed MIPI data to a MIPI-compliant device. In either case, the electronic device configures the non-MIPI interfaces to support the current MIPI HS/LP mode.Type: GrantFiled: March 24, 2014Date of Patent: April 14, 2015Assignee: Lattice Semiconductor CorporationInventors: Teodoro Marena, Grant Jennings
-
Patent number: 9009365Abstract: Details of a highly cost effective and efficient implementation of a manifold array (ManArray) architecture and instruction syntax for use therewith are described herein. Various aspects of this approach include the regularity of the syntax, the relative ease with which the instruction set can be represented in database form, the ready ability with which tools can be created, the ready generation of self-checking codes and parameterized test cases. Parameterizations can be fairly easily mapped and system maintenance is significantly simplified.Type: GrantFiled: February 20, 2013Date of Patent: April 14, 2015Assignee: Altera CorporationInventors: Gerald George Pechanek, David Strube, Edwin Franklin Barry, Charles W. Kurak, Jr., Carl Donald Busboom, Dale Edward Schneider, Nikos P. Pitsianis, Grayson Morris, Edward A. Wolff, Patrick R. Marchand, Ricardo Rodriguez, Marco Jacobs
-
Publication number: 20150100716Abstract: A system for managing internal-computer system communications including a processor, an SPI controller, an interconnector, and an SPI cluster containing multiple SPI interfaces, with the SPI interfaces being connected to one or more devices in the computer system or environment. The SPI cluster includes SPI interfaces that can convert communications to/from a plurality of device's formats to serialized digital formats suitable for ingest and actuation for the SPI controllers. The interconnector may use a differentially, optically, galvanometrically, inductively coupled driven wire and to enable communications between the SPI cluster constituents and the SPI controller. The SPI controller manages communications to the SPI interfaces that act as coordinated intermediates for device control and communications, thus insulating the computer system's processor from the increased workload of managing all internal system communications.Type: ApplicationFiled: August 15, 2014Publication date: April 9, 2015Inventors: Erik V. Rencs, Jennifer S. Richardson, Scott W. Ramsey
-
Publication number: 20150089087Abstract: A semiconductor memory may include: a first stacked structure including a first word line disposed over a substrate and extended in a first direction, a first bit line disposed over the first word line and extended in a second direction crossing the first direction, and a first variable resistance layer interposed between the first word line and the first bit line; and a second stacked structure including a second bit line disposed over the first stacked structure and extended in the second direction, a second word line disposed over the second bit line and extended in the first direction, and a second variable resistance layer interposed between the second word line and the second bit line; and a first selecting element layer interposed between the first bit line and the second bit line.Type: ApplicationFiled: February 7, 2014Publication date: March 26, 2015Applicant: SK HYNIX INC.Inventors: Hyo-June KIM, Ja-Chun KU, Sung-Kyu MIN, Seung-Beom BAEK, Byung-Jick CHO, Won-Ki JU, Hyun-Kyu KIM, Jong-Chul LEE
-
Patent number: 8990494Abstract: In general, embodiments of the present invention provide a home storage system and method of production. Specifically, in a typical embodiment, the home storage system includes a main controller that is coupled to a display controller, an external memory controller, an external interface, and a PCI-Express-based hybrid RAID controller. Further, a set of semiconductor storage device (SSD) memory units and a set of hard disk drive (HDD/Flash) memory units are coupled to the hybrid RAID controller. The external interface allows the storage system to establish network connectivity, while the external memory controller allows the storage device to be coupled to different types of external memory devices.Type: GrantFiled: November 1, 2010Date of Patent: March 24, 2015Assignee: Taejin Info Tech Co., Ltd.Inventor: Byungcheol Cho
-
Patent number: 8990471Abstract: A modular integrated circuit includes a hub module that is coupled to a plurality of spoke modules via a plurality of hub interfaces. The plurality of hub interfaces provide a plurality of signal interfaces between the hub module and each of the plurality of spoke modules, wherein each of the plurality of signal interfaces is isolated from each of the other signal interfaces of the plurality of signals interface, and wherein each of the plurality of signal interfaces operates in accordance with a common signaling format.Type: GrantFiled: November 30, 2012Date of Patent: March 24, 2015Assignee: Broadcom CorporationInventors: Mark N. Fullerton, Robert Morris, Lance Leslie Flake, Lawrence J. Madar, III, Sam Liu, Chaoyang Zhao, Vinay Bhasin, Joyjit Nath, Bhupesh Kharwa, Claude G. Hayek
-
Publication number: 20150074314Abstract: A memory includes a buffer which retains data, a band conversion unit converts a band of an internal data bus that is used for data transfer between the band conversion unit and the buffer which retains data into a band wider than that of an external data bus that is used for data transfer between the band conversion unit and a memory controller, and an access control unit controls access to a memory cell using the buffer, during a wait time occurring in the internal data bus due to a difference between the band of the internal data bus and the band of the external data bus.Type: ApplicationFiled: August 14, 2014Publication date: March 12, 2015Inventors: Haruhiko TERADA, Lui SAKAI, Naohiro ADACHI
-
Publication number: 20150074317Abstract: A electronic system includes: an integrated circuit including: an internal data path, configured to drive a functional output, a universal streaming and logging interface, coupled to the internal data path, to generate a trace data bus, and a direct memory access (DMA) controller, coupled to the universal streaming and logging interface, to manage the storage of the trace data bus; a support circuit, coupled to the integrated circuit, configured to receive the trace data bus; and a support processor chip, coupled to the support circuit, configured to analyze the trace data bus for identifying a failure mode of the integrated circuit.Type: ApplicationFiled: September 4, 2014Publication date: March 12, 2015Inventor: Jinsoo Kim
-
Publication number: 20150074316Abstract: In at least some examples, a computing node includes a processor and a local memory coupled to the processor. The computing node also includes a reflective memory bridge coupled to the processor. The reflective memory bridge maps to an incoming region of the local memory assigned to at least one external computing node and maps to an outgoing region of the local memory assigned to at least one external computing node.Type: ApplicationFiled: April 30, 2012Publication date: March 12, 2015Inventors: Blaine D. Gaither, Robert J. Brooks, Benjamin D. Osecky, Kathryn A. Evertson, Andrew R. Wheeler, David Fisk
-
Publication number: 20150074315Abstract: Embodiments are disclosed relating to methods of ordering transactions across a bus of a computing device. One embodiment of a method includes determining a current target memory channel for an incoming transaction request, and passing the incoming transaction request downstream if the current target memory channel matches an outstanding target memory channel indicated by a direction bit of a counter or the counter equals zero. The method further includes holding the incoming transaction request if the counter is greater than zero and the current target memory channel does not match the outstanding target memory channel.Type: ApplicationFiled: September 9, 2013Publication date: March 12, 2015Applicant: NVIDIA CorporationInventors: Sagheer Ahmad, Dick Reohr
-
Publication number: 20150074318Abstract: In certain embodiments, methods and systems for multimedia data processing are provided. In an embodiment, a method for processing multimedia data includes defining one or more pixel block regions in a first cache so as to cache a plurality of reference pixel blocks corresponding to reference data. A reference pixel block from among the plurality of reference pixel blocks is assigned to a pixel block region from among the one or more pixel block regions based on a predetermined criterion. The reference pixel block is associated with a tag based on the pixel block region so as to facilitate a search of the reference data in order to process a plurality of pixel blocks associated with a multimedia frame of the multimedia data.Type: ApplicationFiled: November 12, 2014Publication date: March 12, 2015Inventors: Hetul Sanghvi, Mullangi Venkata Ratna Reddy, Ajit Deepak Gupta, Arindam Basak
-
Publication number: 20150067225Abstract: There are provided source-to-source transformation methods for a multi-dimensional array and/or a multi-level pointer for a computer program. A method includes minimizing a number of holes for variable length elements for a given dimension of the array and/or pointer using at least two stride values included in stride buckets. The minimizing step includes modifying memory allocation sites, for the array and/or pointer, to allocate memory based on the stride values. The minimizing step further includes modifying a multi-dimensional memory access, for accessing the array and/or pointer, into a single dimensional memory access using the stride values. The minimizing step also includes inserting offload pragma for a data transfer of the array and/or pointer prior as at least one of a single-dimensional array and a single-level pointer. The data transfer is from a central processing unit to a coprocessor over peripheral component interconnect express.Type: ApplicationFiled: June 2, 2014Publication date: March 5, 2015Applicant: NEC Laboratories America, Inc.Inventors: Nishkam Ravi, Yi Yang, Srimat Chakradhar, Bin Ren
-
Publication number: 20150067224Abstract: DMA translation table entries include a consecutive count (CC) field that indicates how many subsequent translation table entries point to successive real page numbers. A DMA address translation mechanism stores a value in the CC field when a translation table entry is stored, and updates the CC field in other affected translation table entries as well. When a translation table entry is read, and the CC field is non-zero, the DMA controller can use multiple RPNs from the access to the single translation table entry. Thus, if a translation table entry has a value of 2 in the CC field, the DMA address translation mechanism knows it can access the real page number (RPN) corresponding to the translation table entry, and also knows it can access the two subsequent RPNs without the need of reading the next two subsequent translation table entries.Type: ApplicationFiled: August 29, 2013Publication date: March 5, 2015Applicant: International Business Machines CorporationInventors: Jesse P. Arroyo, Gregory M. Nordstrom, Srinivas Kotta, Eric N. Lais
-
Patent number: 8972645Abstract: Embodiments herein relate to sending a request to a storage device based on a moving average. A threshold is determined based on a storage device type and a bandwidth of a cache bus connecting a cache to a controller. The moving average of throughput is measured between the storage device and a host. The request of the host to access the storage device is sent directly to the storage device, if the moving average is equal to the threshold.Type: GrantFiled: September 19, 2012Date of Patent: March 3, 2015Assignee: Hewlett-Packard Development Company, L.P.Inventors: Weimin Pan, Mark Lyndon Oelke
-
Publication number: 20150058512Abstract: A dynamic DMA window mechanism can resize DMA windows dynamically by increasing one DMA window at the expense of reducing a neighboring DMA window. The dynamic DMA window mechanism can decide to dynamically resize DMA windows based on a request from a system administrator, based on a request by an operating system device driver for an I/O adapter, or based on a performance monitor determining such a resizing would benefit system performance. Once one DMA window has been increased by allocating a portion of a donor DMA window, device drivers for the I/O devices corresponding to the two windows are updated to reflect the new DMA window sizes.Type: ApplicationFiled: August 23, 2013Publication date: February 26, 2015Applicant: International Business Machines CorporationInventors: Anjan Kumar Guttahalli Krishna, Travis J. Pizel
-
Publication number: 20150058514Abstract: A storage device able to make a redundant write operation of unselected data unnecessary and able to optimize an arrangement of pages to a state having a high efficiency for rewriting, wherein the storage device has a first memory unit, a second memory unit having a different access speed from the first memory, and a control circuit, wherein the control circuit has a function of timely moving the stored data in two ways between the first memory unit and the second memory unit having different access speeds in reading or rewriting.Type: ApplicationFiled: October 30, 2014Publication date: February 26, 2015Inventors: Toshiyuki Nishihara, Yoshio Sakai
-
Publication number: 20150058513Abstract: A dynamic DMA window mechanism can resize DMA windows dynamically by increasing one DMA window at the expense of reducing a neighboring DMA window. The dynamic DMA window mechanism can decide to dynamically resize DMA windows based on a request from a system administrator, based on a request by an operating system device driver for an I/O adapter, or based on a performance monitor determining such a resizing would benefit system performance. Once one DMA window has been increased by allocating a portion of a donor DMA window, device drivers for the I/O devices corresponding to the two windows are updated to reflect the new DMA window sizes.Type: ApplicationFiled: April 14, 2014Publication date: February 26, 2015Applicant: International Business Machines CorporationInventors: Anjan Kumar Guttahalli Krishna, Travis J. Pizel
-
Publication number: 20150052279Abstract: The present disclosure includes a method for migration of a first virtual function of a first device located on a PCI bus and accessible by a device driver using a virtual address. A second virtual function is created on a second device. A base address is determined for the second virtual function as a function of a logical location of the second device within the PCI structure. An offset is determined for the second virtual function as a function of the base address and the virtual address. The device driver is notified that the first virtual function is on hold. The offset is stored in a translation table. The device driver is notified that the hold has been lifted. Accesses to the virtual address and by the device driver to memory of the second virtual function are routed based upon the offset in the translation table.Type: ApplicationFiled: August 19, 2013Publication date: February 19, 2015Applicant: International Business Machines CorporationInventors: Brian W. Hart, Liang Jiang, Anil Kalavakolanu, Shannon D. Moore, Robert E. Wallis, Evelyn T. Yeung
-
Publication number: 20150052280Abstract: The current document is directed to offloading communications processing from server computers to hardware controllers, including network interface controllers. In one implementation, the transport channel and zero, one, or more protocol channels immediately overlying the transport channel of a Windows Communication Foundation communications stack are offloaded to a network interface controller. The offloading of communications processing carried out by the methods and systems to which the current document is directed involves minimal supporting development and is configurable, during service-application initialization, by exchange of relatively small amounts of information between an enhanced NIC and the communications stack.Type: ApplicationFiled: August 19, 2013Publication date: February 19, 2015Applicant: Emulex Design & Manufacturing CorporationInventor: David Craig Lawson
-
Publication number: 20150052281Abstract: The present disclosure includes a method for migration of a first virtual function of a first device located on a PCI bus and accessible by a device driver using a virtual address. A second virtual function is created on a second device. A base address is determined for the second virtual function as a function of a logical location of the second device within the PCI structure. An offset is determined for the second virtual function as a function of the base address and the virtual address. The device driver is notified that the first virtual function is on hold. The offset is stored in a translation table. The device driver is notified that the hold has been lifted. Accesses to the virtual address and by the device driver to memory of the second virtual function are routed based upon the offset in the translation table.Type: ApplicationFiled: December 10, 2013Publication date: February 19, 2015Applicant: International Business Machines CorporationInventors: Brian W. Hart, Liang Jiang, Anil Kalavakolanu, Shannon D. Moore, Robert E. Wallis, Evelyn T. Yeung
-
Publication number: 20150052282Abstract: A system for virtual machine live migration includes a management node, a source server, a destination server, a peripheral component interconnect express (PCIe) switch, and an single root input/output virtualization (SR-IOV) network adapter, where the source server includes a virtual machine (VM) before live migration; the destination server includes a VM after live migration; the management node is adapted to configure, using the PCIe switch, a connection relationship between a virtual function (VF) module used by the VM before live migration and the source server as a connection relationship between the VF module and the destination server; and the destination server, using the PCIe switch and according to the connection relationship with the VF module configured by the management node, uses the VF module to complete virtual machine live migration. By switching the connection relationships, the system ensures that a data packet receiving and sending service is not uninterrupted.Type: ApplicationFiled: November 3, 2014Publication date: February 19, 2015Inventor: Yijian Dong
-
Patent number: 8959304Abstract: A data processing apparatus comprises a primary processor, a secondary processor configured to perform secure data processing operations and non-secure data processing operations and a memory configured to store secure data used by the secondary processor when performing the secure data processing operations and configured to store non-secure data used by the secondary processor when performing the non-secure data processing operations, wherein the secure data cannot be accessed by the non-secure data processing operations, wherein the secondary processor comprises a memory management unit configured to administer accesses to the memory from the secondary processor, the memory management unit configured to perform translations between virtual memory addresses used by the secondary processor and physical memory addresses used by the memory, wherein the translations are configured in dependence on a page table base address, the page table base address identifying a storage location in the memory of a set of desType: GrantFiled: February 26, 2013Date of Patent: February 17, 2015Assignee: ARM LimitedInventors: Dominic Hugo Symes, Ola Hugosson, Donald Felton, Sean Tristram Ellis
-
Publication number: 20150046625Abstract: A solid state drive includes DRAM logical flash and flash memory, in which system processor reads and writes only to the DRAM logical flash which minimizes writes to the flash memory. A method for operation of a solid state flash device includes writing, by a CPU, to a solid state drive by sending commands and data to DRAM logical flash using flash commands and formatting.Type: ApplicationFiled: October 17, 2014Publication date: February 12, 2015Applicant: THSTYME BERMUDA LIMITEDInventors: Charles I. Peddle, Martin Snelgrove, Robert Neil McKenzie, Xavier Snelgrove
-
Publication number: 20150039802Abstract: A serial-parallel interface circuit with nonvolatile memories is provided. A control module generates a plurality of control signals, wherein the control signals include readout and write-in control signals and memory programming control signals. An input terminal receives a plurality of digital data from external. The digital data are transmitted to the input terminal serially. Memory modules are coupled to the input terminal and receive the control signals from the control module. The input terminal transmits the digital data to the memory modules. One of the memory modules includes a memory unit, and the memory unit stores or transmits one bit of the digital data based on a high voltage control signal and a memory control signal. A plurality of output signal lines are respectively coupled to the memory modules. The memory unit transmits the one bit of the digital data to one of the output signal lines.Type: ApplicationFiled: January 29, 2014Publication date: February 5, 2015Applicant: National Taiwan University of Science and TechnologyInventors: Sheng-Yu PENG, Chi-An LAI, Chiang-Hsi LEE, Tzu-Yun WANG
-
Publication number: 20150039804Abstract: PCIe devices and corresponding methods are provided wherein a length of data to be transferred is aligned to a multiple of a double word length.Type: ApplicationFiled: July 31, 2014Publication date: February 5, 2015Inventors: Ingo Volkening, Bing Tao Xu, Chuan Hua Lei
-
Publication number: 20150039803Abstract: An object of the present invention is to prevent occurrence of data destruction when a transfer source region and a transfer destination region of data overlap with each other and even when transfer is performed using a burst transfer function. The data read from the transfer source region is temporarily written into a ring buffer, and then the data written into the ring buffer is written into the transfer source region. In this case, reading of the data from the ring buffer is controlled, based on a magnitude relation between the number of times of wrap-arounds caused by writing of the data into the ring buffer and the number of times of wrap-arounds caused by reading of the data from the ring buffer.Type: ApplicationFiled: February 4, 2013Publication date: February 5, 2015Applicant: Mitsubishi Electric CorporationInventor: Kanako Yamamoto
-
Publication number: 20150032932Abstract: A storage expansion apparatus and a server, where the storage expansion apparatus includes a quick path interconnect (QPI) interface module, which communicates with a central processing unit (CPU) through a QPI bus; a peripheral component interconnect express (PCIe) interface module, which communicates with the CPU through a PCIe bus; an interface selecting module, connected to the QPI interface module and the PCIe interface module separately; a home agent (HA) module, connected to the interface selecting module; and a memory controller engine (MCEng) module, connected to the HA module and the interface selecting module separately. The storage expansion apparatus may serve as a CPU memory capacity expansion device, and may also serve as storage expansion hardware of storage input and output (TO).Type: ApplicationFiled: October 13, 2014Publication date: January 29, 2015Inventors: Sheng Chang, Gongyi Wang, Tao Li
-
Publication number: 20150026380Abstract: A method of communicating data over a Peripheral Component Interconnect Express (PCIe) Non-Transparent Bridge (NTB) comprising transmitting a first posted write message to a remote processor via the NTB, wherein the first posted write message indicates an intent to transfer data to the remote processor, and receiving a second posted write message in response to the first posted write message, wherein the second posted write message indicates a destination address list for the data. Also disclosed is a method of communicating data over a PCIe NTB comprising transmitting a first posted write message to a remote processor via the NTB, wherein the first posted write message comprises a request to read data, and receiving a data transfer message comprising at least some of the data requested by the first posted write message.Type: ApplicationFiled: November 25, 2013Publication date: January 22, 2015Applicant: Futurewei Technologies, Inc.Inventors: Norbert Egi, Guangyu Shi
-
Publication number: 20150026381Abstract: Provided is a remote terminal device having an industrial versa module eurocard bus (VMEbus) structure and including a main module that receives control logic information of a field device from an input/output module, and a programmable logic controller (PLC) function module that receives the control logic information from the main module, performs a logic corresponding to the control logic information, and outputs a result of the performed logic. The PLC function module includes a dual port RAM including a plurality of memory areas, and a PLC chip that reads the control logic information written on one of the plurality of memory areas, performs the logic corresponding to the read control logic information, and outputs the result of the performed logic to another one of the plurality of memory areas.Type: ApplicationFiled: July 7, 2014Publication date: January 22, 2015Applicant: LSIS CO., LTD.Inventor: Sung Sik HAM
-
Publication number: 20150026383Abstract: Systems and methods for direct memory access are described. One example system includes a memory module that includes a first memory portion that maintains transfer descriptors of direct memory access (DMA) channels, and a second memory portion that maintains transfer descriptors of enabled DMA channels. The system includes a controller coupled to the memory module, the controller includes one or more DMA channels coupled to a system bus, a channel arbiter that selects one of the enabled DMA channels as an active DMA channel for data transfer including re-arbitrating after each burst or beat in a given transfer, and an active channel buffer that receives a transfer descriptor of the active DMA channel from the second memory portion. The controller is configured to write back the transfer descriptor of the active DMA channel into the second memory portion when the active DMA channel loses arbitration.Type: ApplicationFiled: October 9, 2014Publication date: January 22, 2015Inventors: Laurentiu BIRSAN, Frode Milch PEDERSEN, Nicolas GRAFFET, Stein DANIELSEN, Sebastien JOUIN
-
Publication number: 20150026382Abstract: Embodiments of the present invention provide an approach for memory and process sharing via input/output (I/O) with virtualization. Specifically, embodiments of the present invention provide a circuit design/system in which multiple chipsets are present that communicate with one another via a communications channel. Each chipset generally comprises a processor coupled to a memory unit. Moreover, each component has its own distinct/separate power supply. Pursuant to a communication and/or command exchange with a main controller, a processor of a particular chipset may disengage a memory unit coupled thereto, and then access a memory unit of another chipset (e.g., coupled to another processer in the system). Among other things, such an inventive configuration reduces memory leakage and enhances overall performance and/or efficiency of the system.Type: ApplicationFiled: October 7, 2014Publication date: January 22, 2015Inventor: Moon J. Kim
-
Publication number: 20150019786Abstract: A memory system includes a memory module which further includes a set of memory devices. The set of memory devices includes a first subset of memory devices and a second subset of memory devices. An address bus is disposed on the memory module, wherein the address bus includes a first segment coupled to the first subset and a second segment coupled to the second subset. An address signal traverses the set of memory devices in sequence. The memory system also includes a memory controller which is coupled to the memory module. The memory controller includes a first circuit to output a first control signal that controls the first subset, such that the first control signal and the address signal arrive at a memory device in the first subset at substantially the same time.Type: ApplicationFiled: May 22, 2014Publication date: January 15, 2015Applicant: RAMBUS INC.Inventors: Arun Vaidyanath, Craig E. Hampel
-
Publication number: 20150019787Abstract: The present disclosure includes apparatuses and methods related to a data interleaving module. A number of methods can include interleaving data received from a bus among modules according to a selected one of a plurality of data densities per memory cell supported by an apparatus and transferring the interleaved data from the modules to a register.Type: ApplicationFiled: July 14, 2014Publication date: January 15, 2015Inventors: Luigi Pilolli, Maria-Luisa Gallese, Mauro Castelli
-
Publication number: 20150019923Abstract: A method, computer readable medium, and system independently managing network applications within a network traffic management device communicating with networked clients and servers include monitoring with a network device a plurality of applications communicating over a plurality of direct memory access (DMA) channels established across a bus. The network device receives a request from a first application communicating over a first DMA channel in the plurality of DMA channels to restart the first DMA channel. In response to the request, the first DMA channel is disabled with the network device while allowing other executing applications in the plurality of applications to continue to communicate over other DMA channels in the plurality of DMA channels. A state of the first DMA channel is cleared independently from other DMA channels in the plurality of DMA channels, and communications for the first application over the first DMA channel are resumed with the network device.Type: ApplicationFiled: January 19, 2010Publication date: January 15, 2015Applicant: F5 NETWORKS, INC.Inventors: Timothy Michels, Clay Jones
-
Publication number: 20150006773Abstract: A control device includes an apparatus controller that is connected to at least one apparatus and includes a first memory which stores data for controlling the driving of the apparatus and data indicating a state of the apparatus and a reading and transmitting unit which reads each data item stored in the first memory and transmits the read data, a main controller that includes a central processing unit, a second memory, and a writing unit which writes the data transmitted from the apparatus controller to the second memory, and a full-duplex serial bus that connects the main controller and the apparatus controller. The reading and transmitting unit and the writing unit operate such that each data item stored in the first memory is read, transmitted, and stored in the second memory in a cycle equal to or less than a count cycle of a system timer.Type: ApplicationFiled: September 15, 2014Publication date: January 1, 2015Inventors: Kinichi YOSHIDA, Yasuaki MITOBE, Shigekazu YAMAGISHI
-
Patent number: 8924610Abstract: SAS/SATA Store-Forward (SSSF) buffering enables SAS/SATA block storage devices capable of slower physical link rates to transfer data at a SAS topology data rate. 6 Gbps SAS and SATA disk drives can exchange data at 12 Gbps with 12 Gbps hosts through 12 Gbps SAS expanders employing an SSSF device. The SSSF device improves data transfer performance in the storage area network by optimizing host-side link utilization. The device includes a host-side interface communicating with the host at a host-side rate, a drive-side interface communicating with the target at a drive-side rate equal to or less than the host-side rate, a buffer receiving SAS frames or SATA FIS's, and control logic to control communication between the host-side interface and buffer at the host-side rate and between the drive-side interface and the buffer at the drive-side rate.Type: GrantFiled: January 29, 2013Date of Patent: December 30, 2014Assignee: PMC-Sierra US, Inc.Inventors: Larrie Simon Carr, Sanjay Goyal, Kaihong Wang, Atit Patel
-
Patent number: 8924617Abstract: A central processor unit (CPU) is connected to a system/graphics controller generally comprising a monolithic semiconductor device. The system/graphics controller is connected to an input output (IO) controller via a high-speed PCI bus. The IO controller interfaces to the system graphics controller via the high-speed PCI bus. The IO controller includes a lower speed PCI port controlled by an arbiter within the IO controller. Generally, the low speed PCI arbiter of the IO controller will interface to standard 33 MHz PCI cards. In addition, the IO controller interfaces to an external storage device, such as a hard drive, via either a standard or a proprietary bus protocol. A unified system/graphics memory which is accessed by the system/graphics controller. The unified memory contains both system data and graphics data. In a specific embodiment, two channels, CH0 and CH1 access the unified memory.Type: GrantFiled: April 24, 2009Date of Patent: December 30, 2014Assignee: ATI Technologies ULCInventors: Milivoje Aleksic, Raymond M. Li, Danny H. M. Cheng, Carl K. Mizuyabu, Anthony Asaro
-
Publication number: 20140379953Abstract: In-memory accumulation of hardware counts in a computer system is carried out by continuously sending count values from full-speed hardware counter units to a memory controller. A sending unit periodically samples performance data from the hardware counter units, and transmits count values to a bus interface for an interconnection bus which communicates with the memory controller. The memory controller responsively updates an accumulated count value stored in system memory using the current count value, e.g., incrementing the accumulated count value. A count value can be sent with a pointer to a memory location and an instruction on how the location is to be updated. The instruction may be an atomic read-modify-write operation, and the memory controller can include a dedicated arithmetic logic unit to carry out that operation. A data harvester can then be used to harvest accumulated count values by reading them from a table in system memory.Type: ApplicationFiled: June 24, 2013Publication date: December 25, 2014Inventors: Peter J. Heyrman, Venkat R. Indukuru, Carl E. Love, Aaron C. Sawdey, Philip L. Vitale
-
Publication number: 20140372655Abstract: This invention defines a System and Method for optimized Data Transfers between two Processing entities, (typically done with DMA technology). We will call this invention and method, Symmetrical DMA, or SDMA. SDMA is more efficient than legacy methods, by providing minimal latency, and maximum Bus utilization. SDMA is a Symmetrical Write-only “Push” model, where ALL Read operation inefficiencies are removed. SDMA is ideal for connecting Software programmable entities, over a bus or media, where the operations are Symmetrical and the overheads are balanced. The present invention relates to multiple Computing Processors connected over Bus or Media, that transfer information between each other. A prime example is two Processors connected via a PCIE bus, (or PCI, PCIX, or similar buses, that allow devices to access a portion of each other's memory). This invention does not define attributes of PCI, PCIX, PCIE, (all well known indusrtry standard Bus/interconnects), or any other bus/interconnect.Type: ApplicationFiled: June 18, 2013Publication date: December 18, 2014Applicant: Moore Performance Systems LLCInventor: Pete Neil Moore