Varying Address Bit-length Or Size Patents (Class 711/212)
-
Patent number: 7502908Abstract: Provided is a method, system, and article of manufacture for providing an address format compatible with different addressing formats used for addressing different sized address spaces. An address format is used in an operating system to address storage space in a storage device comprising a first region and a second region of storage space. A first group of applications uses the address format to only address the storage space in the first region and is not coded to use the address format to access the second region and a second group of applications uses the address format to address the storage space in the first and second regions.Type: GrantFiled: May 4, 2006Date of Patent: March 10, 2009Assignee: International Business Machines CorporationInventors: Harry Morris Yudenfriend, Richard Anthony Ripberger, Josephine M. Edwards, legal representative, Peter Grimm Sutton, Matthew Joseph Kalos, Wayne Erwin Rhoten, Michelle Dais, legal representative, James B. Cammarata, John Glenn Thompson, Kenneth Michael Kapulka, Marc Kenneth Duquette
-
Patent number: 7493456Abstract: A memory controller includes an address queue with address queue locations that may expand to store address commands that point to consecutive locations in memory. In this manner, multiple address commands may combine together in a common expanded address queue location. In one embodiment, each address queue location includes a main information portion and a supplemental information portion. The supplemental information portion is smaller than the main information portion. The main information portion stores the target address information of a first address command. When the address queue receives an address command with a target address that is consecutive to the target address of the first command, then the supplemental address portion stores a subset of the target address of the second command.Type: GrantFiled: October 13, 2006Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventors: Mark Andrew Brittain, Warren Edward Maule, Eric Eugene Retter
-
Patent number: 7475219Abstract: In one embodiment, the present invention includes a method of accessing a cache memory to determine whether requested data is present. In this embodiment, the method may include indexing a cache with a first index corresponding to a first memory region size, and indexing the cache with a second index corresponding to a second memory region size. The second index may be used if the requested data is not found using the first index.Type: GrantFiled: August 27, 2004Date of Patent: January 6, 2009Assignee: Marvell International Ltd.Inventors: Dennis M. O'Connor, Stephen J. Strazdus
-
Patent number: 7464249Abstract: Mapping of address space by providing real storage including first and second address spaces. The second address space is smaller than and contained within the first address space. Provided within virtual storage is a system execution space. Providing within the system execution space is a system execution area having a size equal to or less than the second address space. The system execution area includes a control program having a first portion capable of addressing the first address space and the system execution space, a second portion constrained to address only the second address space and the system execution area, and at least one alias page. Responsive to a control program request for a first page in the virtual storage, a first frame is assigned in real storage corresponding to the page. Responsive to a request from the second portion of the control program for the first page, allocating an alias page in the system execution area, the alias page backed by the first frame.Type: GrantFiled: July 26, 2005Date of Patent: December 9, 2008Assignee: International Business Machines CorporationInventors: James P. Hennessy, William A. Holder, Damian L. Osisek
-
Patent number: 7451292Abstract: Quantum gaps exist between an origin and a destination that heretofore have prevented reliably utilizing the advantages of quantum computing. To predict the outcome of instructions with precision, the input data, preferably a qubit, is collapsed to a point value within the quantum gap based on a software instruction. After collapse the input data is restructured at the destination, wherein dynamics of restructuring are governed by a plurality of gap factors as follows: computational self-awareness; computational decision logic; computational processing logic; computational and network protocol and logic exchange; computational and network components, logic and processes; provides the basis for excitability of the Gap junction and its ability to transmit electronic and optical impulses, integrates them properly, and depends on feedback loop logic; computational and network component and system interoperability; and embodiment substrate and network computational physical topology.Type: GrantFiled: August 8, 2003Date of Patent: November 11, 2008Inventor: Thomas J Routt
-
Patent number: 7447871Abstract: A data processing apparatus 2 is provided which is responsive to data access instructions to perform data access operations. These data access instructions have a first form utilizing a 12-bit offset field but with a fixed addressing mode and a second form utilizing a shorter 8-bit offset field but with an addressing mode specified within a manipulation mode control field of the data access instruction.Type: GrantFiled: February 7, 2007Date of Patent: November 4, 2008Assignee: ARM LimitedInventors: David James Seal, Vladimir Vasekin
-
Patent number: 7404049Abstract: A method and system for managing a buffered program operation for plurality of words is described. In one aspect, the method and system include providing an internal buffer including a plurality of locations and at least one bit location for the plurality of locations. Each of the words is stored in a location of the plurality of locations. The words are associated with internal address bits for the locations. At least one of the internal address bits is at least one group address bit that corresponds to all of the words. A remaining portion of the internal address bits is associated at least one of the words. The at least one bit location stores the at least one group address bit for the words. Thus, in one aspect, the method and system include storing each of the words one of the buffer locations. The method and system also include associating the at least one group address bit with the buffer location for each of the words.Type: GrantFiled: May 6, 2005Date of Patent: July 22, 2008Assignee: Atmel CorporationInventors: Simone Bartoli, Stefano Surico, Davide Manfreā², Donato Ferrario
-
Patent number: 7404055Abstract: In some embodiments, data may be transferred from a first memory agent to a second memory agent in a first format having a first width, and at least a critical portion of the data maybe transferred from the second memory agent back to the first memory agent in a second format having a second width, where the critical portion is included in a first frame. The critical portion may include a cacheline mapped over a memory device rank. Other embodiments are described and claimed.Type: GrantFiled: March 28, 2006Date of Patent: July 22, 2008Assignee: Intel CorporationInventors: Kuljit Bains, John Halbert, Greg Lemos, Randy Osborne
-
Patent number: 7401202Abstract: Addressing memory includes receiving a first operand to a memory addressing operator, receiving a second operand to the memory addressing operator, performing sign extension on the first operand to provide a sign-extended operand, shifting the sign-extended operand to provide a shifted, sign-extended operand, and adding the shifted, sign-extended operand to the second operand. The second operand has a different bit length than the first operand.Type: GrantFiled: September 14, 2005Date of Patent: July 15, 2008Assignee: Azul Systems, Inc.Inventor: Cliff N. Click, Jr.
-
Publication number: 20080140988Abstract: A method for reducing memory resource utilization is disclosed, applied to simplify address space of a table. Values stored in address fields of an original table are analyzed to determine whether logical relationship is detected between the values. If the logical relationship is detected, the values stored in the original table are classified to multiple base values and corresponding reduced values to generate a transformation table. Values with the same logical relationship for base values and the corresponding reduced values are stored in a new and equivalent address field of a reduction table.Type: ApplicationFiled: September 7, 2007Publication date: June 12, 2008Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chien-Ju Li, Oscal Tzyh Chiang Chen, Guo-Zua Wu
-
Patent number: 7386650Abstract: A memory test circuit receives test pattern data from a processing unit having a first data width, expands the test pattern to a second data width greater than the first data width, and writes the expanded test pattern data into a memory having the second data width, thereby avoiding the need for extra write cycles when a processing unit tests a memory having a greater data width. The test pattern data may be expanded by, for example, copying a specific bit to multiple bit positions, inverting a specific bit and copying the inverted bit to multiple bit positions, or performing arithmetic operations that generate a test pattern similar to the test pattern received from the processing unit.Type: GrantFiled: February 3, 2004Date of Patent: June 10, 2008Assignee: Oki Electric Electric Industry Co., Ltd.Inventor: Mitsuaki Watanabe
-
Patent number: 7386700Abstract: A flash memory management system for a memory for accessing data from a host, the system including physical units and virtual units of the memory and a mapping mechanism of each virtual unit into one or more physical units, wherein the number of binary bits required for accessing each of the virtual units is less than the number of binary bits required for accessing each of the physical units.Type: GrantFiled: January 3, 2005Date of Patent: June 10, 2008Assignee: Sandisk IL LtdInventor: Menahem Lasser
-
Patent number: 7356811Abstract: A method, apparatus, and computer instructions for referencing a constant pool. A determination is made as to whether a bytecode references the constant pool. A relative offset to the constant pool is identified for the bytecode, in response to the bytecode referencing the constant pool. The bytecode is then replaced with a new bytecode containing the relative offset. The relative offset is used to reference the constant pool.Type: GrantFiled: July 8, 2004Date of Patent: April 8, 2008Assignee: International Business Machines CorporationInventors: Peter Wiebe Burka, Graham Alan Chapman, Trent A. Gray-Donald, Karl Michael Taylor
-
Patent number: 7340501Abstract: A transmission device sends status information representing status of a copier to a center through a PSTN. In the center, the status information of each copier is analyzed, and suggestion information selected based on a result of the analysis is provided to a terminal of the user of the copier concerned. In this case, the user is informed by an e-mail or through a Web page with using the terminal. The information includes: a suggestion to multiply the copier, replace the currently-used copier with a new copier, performance information regarding a model of the currently-used copier, information regarding a timing for replenishing/replacing an expendable supply (such as a toner unit, etc.), a suggestion to purchase the expendable supply, and the like.Type: GrantFiled: October 24, 2001Date of Patent: March 4, 2008Assignee: Ricoh Company, Ltd.Inventors: Tetsuya Miida, Yayoi Katagiri, Hiroshi Nishida, Takehiro Nishiura, Eiji Shinohara, Tatsuto Torikai, Hiroshi Hosoda, Keisuke Kataoka, Sachiko Misumi, Atsushi Hanai
-
Patent number: 7337300Abstract: A method is provided for processing a virtual address for a program requesting a DMA transfer. The program is designed to be run in user mode on a system on a chip that includes a central processing unit, a memory management unit, and a DMA controller. The virtual address is a source virtual address or a destination virtual address and has a size of N bits. According to the method, the virtual address is divided into at least two fields of bits. For each of the fields, there is created an N-bit address word comprising a prefix having a given value associated with the field and having more than 1 bit, and the field. The DMA controller is programmed using multiple store instructions that include one store instruction relating to each of the address words created.Type: GrantFiled: June 16, 2005Date of Patent: February 26, 2008Assignee: STMicroelectronics SAInventors: Daniele Fronte, Jean Nicolai, Albert Martinez
-
Patent number: 7290078Abstract: The present invention relates to a memory on a silicon microchip, having a serial input/output, an integrated memory array addressable under N bits, and at least one register that is read accessible, after applying a command for reading the register to the memory. The memory stores a most significant address allocated to the memory within an extended memory array wherein the memory is incorporated or intended to be incorporated. A master memory signal is generated based on the most significant address allocated to the memory. A central processing unit executes a command for reading the register and supplies the content of the register to the serial input/output of the memory only if the memory is the master memory within the extended memory array. The memory includes slave memories whose operation depends upon the read/write status of the master memory.Type: GrantFiled: December 9, 2004Date of Patent: October 30, 2007Assignee: STMicroelectronics S.A.Inventors: Sebastien Zink, Paola Cavaleri, Bruno Leconte
-
Patent number: 7277399Abstract: The present invention defines a system and method of routing packets using a hardware-based route cache with prefix length. When a router receives a packet, the router first searches for the routing information in the hardware-based route cache and if a match is found, the packet is forwarded to according to the routing information. The hardware-based route cache can be configured according to a search scheme employed by the router. The hardware-based route cache can be configured to provide network address length information for the destination addresses included in an incoming packet.Type: GrantFiled: April 8, 2002Date of Patent: October 2, 2007Assignee: Cisco Technology, Inc.Inventor: John H. Hughes, Jr.
-
Patent number: 7272699Abstract: A method, a computer program, and an apparatus are provided for flexible SC to SR mapping to enable sub-page activation in an XDRā¢ memory system. An XDRā¢ memory system may allow system page size to reduced by a factor of two (half-page activation) or four (quarter-page activation). In an XDRā¢ memory system there are five different SCs and two different SRs. This scheme allows any one of the five SCs (or none) to be mapped to any one of the two SRs. Overall, this invention provides a flexible mapping scheme that can be utilized for any possible XDR memory system.Type: GrantFiled: November 12, 2004Date of Patent: September 18, 2007Assignee: International Business Machines CorporationInventors: Paul Allen Ganfield, Ryan Abel Heckendorf
-
Patent number: 7269711Abstract: Methods and apparatus to generate addresses in processors are disclosed. An example address generator disclosed herein includes an adder to add a first address component and a second address component to generate an address, a correction indicator to indicate if the address is correct, and a control input to modify an operation of the adder.Type: GrantFiled: December 29, 2003Date of Patent: September 11, 2007Assignee: Intel CorporationInventors: Rajesh B. Patel, Robert L. Farrell, James E. Phillips, Belliappa Kuttanna, Scott E. Siers, T. W. Griffith
-
Patent number: 7266667Abstract: Methods and apparatus for accessing multiple memory arrays within a memory device using multiple sets of address/data lines are provided. The memory arrays may be accessed independently, using separate addresses, in one mode of operation, and accessed using a common single address in another mode of operation.Type: GrantFiled: November 12, 2004Date of Patent: September 4, 2007Assignee: Infineon Technologies AGInventor: Jong-Hoon Oh
-
Patent number: 7257643Abstract: A method and apparatus to route information in a network is described. A technique is described to search for routine information that uses a first technique on at least a portion of a first value of a network address and a second technique on at least a portion of a second section of an address. In particular, the first value is associated with an aggregation identifier, and compared to a unique prefix. In this way, address identifiers may be generated, and this identifier is used to search for routing information.Type: GrantFiled: May 16, 2002Date of Patent: August 14, 2007Assignee: Intel CorporationInventors: Philip P. Mathew, Ranjeeta Singh, Michael R. Lewin, Harshawardhan Vipat
-
Patent number: 7246198Abstract: A content addressable memory (CAM) device including a CAM array and a priority index table. The CAM array has a plurality of rows of CAM cells, each row including a plurality of row segments and being adapted to store a data word that spans a selectable number of the row segments. The priority index table is coupled to the plurality of rows of CAM cells and is adapted to store a plurality of priority numbers, each priority number being indicative of a priority of a corresponding data word stored in the CAM array.Type: GrantFiled: June 15, 2005Date of Patent: July 17, 2007Assignee: NetLogic Microsystems, Inc.Inventors: Bindiganavale S. Nataraj, Nilesh A. Gharia, Rupesh R. Roy, Jose P. Pereira, Varadarajan Srinivasan, Sandeep Khanna, Hok F. Wong
-
Patent number: 7240180Abstract: A method and system where a hardware platform such as a disk drive is formatted to the largest block length it is desired to read from or write to. Using commands, data can be accessed from the drive in any block length that is equal to or less than the formatted block length.Type: GrantFiled: June 12, 2003Date of Patent: July 3, 2007Assignee: International Business Machines CorporationInventors: Thomas R. Forrer, Jr., Jason Eric Moore, Abel Enrique Zuzuarregui
-
Patent number: 7191309Abstract: A method of operating a processor includes concatenating a first word and a second word to produce an intermediate result, shifting the intermediate result by a specified shift amount and storing the shifted intermediate result in a third word, to create an address.Type: GrantFiled: August 31, 2000Date of Patent: March 13, 2007Assignee: Intel CorporationInventors: Gilbert Wolrich, Matthew I. Adiletta, William Wheeler, Debra Bernstein, Donald Hooper
-
Patent number: 7185324Abstract: Disclosed is a compiler apparatus for generating an instruction code composed of instruction sets each including an instruction that designates an m-bit immediate value indicating a location of a data item in a memory area. The compiler apparatus sequentially selects, based on one data attribute, a data item from a group X composed of a plurality of data items; and judges, each time a data item is selected, whether the selected data item is allocatable to an n-byte memory area (n?2m). When the judgment is negative, the compiler apparatus specifies, based on a different data attribute, a data item out of all the selected data items and excludes the specified data item from the group X, and repeats the selection until all the data items remaining in the group X after excluding specified data items are judged to be allocatable to the memory area.Type: GrantFiled: August 1, 2003Date of Patent: February 27, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shohei Michimoto, Hajime Ogawa, Toshiyuki Sakata, Taketo Heishi, Shuichi Takayama
-
Patent number: 7181591Abstract: An address decoding method and related apparatus for deciding which section of a memory device a given address belongs. The memory device has a plurality of sections, each section has a plurality of memory units, and each memory unit has a unique address. The method includes: comparing some specific bits of the given address with predetermined values for deciding which section the given address belongs.Type: GrantFiled: February 10, 2004Date of Patent: February 20, 2007Assignee: VIA Technologies Inc.Inventor: Jacky Tsai
-
Patent number: 7171543Abstract: Apparatus and methods to execute an instruction of an application of a first bit size ported to a second bit size environment, including methods and apparatus to confine the application to a first bit size address space subset. An embodiment in accordance with the present invention includes a method to confine an application to an address space subset, the method including determining that the application is confined to a first bit size address subset, the application including an instruction; generating an address reference of a second bit size as part of execution of the instruction; truncating the generated address reference from the second bit size to the first bit size; and extending the truncated, generated address reference from the first bit size to the second bit size based at least in part on an address format control flag.Type: GrantFiled: March 28, 2000Date of Patent: January 30, 2007Assignee: Intel Corp.Inventors: Ronny Ronen, Alexander Peleg
-
Patent number: 7167967Abstract: A computer body outputting a predetermined number of address signals A0 to A11 and a plurality of select signals CSO and CSI, generates a memory select signal CS and an additional address signal A12 added to the signals A0 to A11 according to the inputted signals CSO and CSI, and provides the signal CS, signal A12, and signals A0 to AI1 to a 256-megabit SDRAM (memory), so that the computer body can access the corresponding data. The computer body can access the data corresponding to the generated additional address signal A12 and predetermined number of the address signals A0 to A11.Type: GrantFiled: November 20, 2003Date of Patent: January 23, 2007Assignee: Buffalo Inc.Inventors: Motohiko Bungo, Kaoru Yuasa
-
Patent number: 7154416Abstract: Adaptive control of codebook regeneration in data compression mechanisms. In one implementation, the present invention provides a means controlling the frequency of codebook updates based on expected performance gains resulting from codebook regeneration. The present invention, in one implementation, employs a mechanism that simulates the expected compression performance of a hypothetically, updated codebook. A compression module compares the simulated compression performance to the actual performance of the codebook used to compress the data, and updates the codebook if a threshold condition is satisfied.Type: GrantFiled: September 22, 2005Date of Patent: December 26, 2006Assignee: Packeteer, Inc.Inventor: Ken J. Savage
-
Patent number: 7149873Abstract: In one embodiment of the invention, a method is provided to allow an operating system to support both address space layouts of a SAS OS and a MAS OS at the same time, with the choice of which layout type to be used to be made by the application developer. In one embodiment the method includes: selecting one of a mostly private address space (MPAS) model and a mostly global address space (MGAS) model, where if the MPAS model is selected, then a process is permitted to map a shared object in a mostly private address space (MPAS) layout so that the process perceives a behavior as if the process is running on a multiple address space operating system, and where if the MGAS model is selected, then the process is permitted to map a shared object in a mostly global address space (MGAS) layout so that the process perceives a behavior as if the process is running on a single address space operating system.Type: GrantFiled: October 24, 2003Date of Patent: December 12, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Saleem Mohideen, Manish Ahluwalia
-
Patent number: 7149824Abstract: One or more external control pins and/or addressing pins on a memory device are used to set one or both of a burst length and burst type of the memory device.Type: GrantFiled: July 10, 2002Date of Patent: December 12, 2006Assignee: Micron Technology, Inc.Inventor: Christopher S. Johnson
-
Patent number: 7149865Abstract: A method of allocating memory in a data processing system 10 and a memory allocation mechanism 54 are provided. Memory is allocated by the memory allocation mechanism in response to a memory allocation request 56 from a process 50 running on the system 10. The request 56 includes data identifying the size of the block required and an indication of a mask bit pattern. The memory allocation mechanism receives the request, selects a block of memory having an appropriate size and having an address with a bit pattern which corresponds correctly to the indicated mask bit pattern, and allocates the selected block of memory to the process.Type: GrantFiled: March 31, 2004Date of Patent: December 12, 2006Assignee: International Business Machines CorporationInventors: Richard Nigel Chamberlain, Gordon Douglas Hutchison
-
Patent number: 7145567Abstract: Image data having a bit depth of m bits, where m is not a power of two, may be divided into two parts for storage. The first part is the n most significant bits, where n is a power of two. The second part is the k least significant bits, where k=m?n and k<n. For example, 10-bit data may be separated into 8-bit and 2-bit parts. The 8-bit data for a given image is placed in the bitstream as a contiguous block with the end of the data aligned with a memory boundary, such as a page boundary. The 2-bit data is collected into bytes that are placed in the bitstream as a contiguous block. The block of 2-bit data is placed in the bitstream preceding and contiguous with the block of 8-bit data. Padding may be provided to align the beginning of the image data with a memory boundary. The image data for multiple images may be placed in the bitstream contiguously for storage. 10-bit data for an alpha channel, if any, also may be split into 8-bit and 2-bit parts.Type: GrantFiled: April 3, 2003Date of Patent: December 5, 2006Assignee: Avid Technology, Inc.Inventors: Jean-Marc Porchet, Michel Eid
-
Patent number: 7110437Abstract: The invention provides methods and apparatus for multiple user detection (MUD) processing that have application, for example, in improving the capacity CDMA and other wireless base stations. One aspect of the invention provides a digital signal processor (āDSPā) that processes user waveforms. The DSP has an associated memory and an associated direct memory access (āDMAā) controller that controls access to that memory. A programmable logic device (āPLDā) is coupled to the DMA controller and configures it to move data relating to user waveform characteristics from the memory to a buffer external to the DSP.Type: GrantFiled: March 14, 2002Date of Patent: September 19, 2006Assignee: Mercury Computer Systems, Inc.Inventors: John H. Oates, Steven R. Imperiali, Alden J. Fuchs, Kathleen J. Jacques, Jonathan E. Greene, William J. Jenkins, Frank P. Lauginiger, David E. Majchrzak, Paul E. Cantrell, Mirza Cifric, Ian N. Dunn, Michael J. Vinskus
-
Patent number: 7062632Abstract: The present invention is based on the finding that free CPU operation code identifiers of a CPU or CPU operation code identifiers useable for any reason can be used to control supporting means upstream of the CPU, which is able to form, responsive to these operation code identifiers, a new, for example, physical address in relation to a second memory area having a second memory which is larger than the, for example, logic memory size addressable by the CPU. By means of the special operation code identifiers, it is thus possible in the course of an executable machine code to address the supporting means which monitors the data traffic via which the operation codes to be processed or the operation code identifiers are provided to the CPU, from the memory to the CPU, and which can take measures in relation to the new formed address when certain special operation code identifiers occur.Type: GrantFiled: January 16, 2004Date of Patent: June 13, 2006Assignee: Infineon Technologies AGInventors: Juergen Freiwald, Dirk Rabe
-
Patent number: 7035960Abstract: A method for increasing the internal memory in a processor. The method includes providing an extended memory in the processor, adding bits to data addresses and register addresses with an address extender, and adding bits to stack addresses with a stack pointer generator so that the processor is capable of accessing memory addresses larger than the bit width of the command set of the processor. The method also includes carrying over the bits when the stack address exceeds the limit of the conventional memory and accessing the stack data exceeding the limit of the conventional memory in the extended memory.Type: GrantFiled: October 15, 2003Date of Patent: April 25, 2006Assignee: Mediatek Inc.Inventors: Li-Chun Tu, Ping-Sheng Chen, Pao-Ching Tseng, Hung-Cheng Kuo
-
Patent number: 7032100Abstract: A processor architecture and instruction set is provided that is particularly well suited for cryptographic processing. A variety of techniques are employed to minimize the complexity of the design and to minimize the complexity of the interconnections within the device, thereby reducing the surface area required, and associated costs. A variety of techniques are also employed to ease the task of programming the processor for cryptographic processes, and to optimize the efficiency of instructions that are expected to be commonly used in the programming of such processes. In a preferred low-cost embodiment, a single-port random-access memory (RAM) is used for operand storage, few data busses and registers are used in the data-path, and the instruction set is optimized for parallel operations within instructions.Type: GrantFiled: December 17, 1999Date of Patent: April 18, 2006Assignee: Koninklijke Philips Electronics N.V.Inventors: George Samuel Fleming, Farrell L. Ostler, Antoine Farid Dagher
-
Patent number: 6993622Abstract: An apparatus and method for generating a comparand in a content addressable memory array. The apparatus includes a content addressable memory (CAM) array and translation circuitry to receive translation information indicative of translation of a bit group from an initial position in input data to a different position in a comparand transmitted to the CAM array. The translation circuitry includes a switch circuit, one or more storage elements to store the translation information, and one or more decode circuitry to decode the translation information and establish switch circuit connections between the initial position and the position in the comparand. The apparatus also includes program circuitry to provide a bit level programming interface with the translation circuitry. The apparatus may also include a programming bit register to store programming information in the form of a binary pattern where each bit represents a bit group of the input data.Type: GrantFiled: February 15, 2002Date of Patent: January 31, 2006Assignee: NetLogic Microsystems, Inc.Inventors: Sandeep Khanna, Ramagopal R. Madamala
-
Patent number: 6986004Abstract: A memory provides a programmable write port data width and an independently programmable read port data width. The independence between the programmable write port data width and the programmable read port data width is achieved without the use of a third clock domain.Type: GrantFiled: April 8, 2003Date of Patent: January 10, 2006Assignee: Lattice Semiconductor CorporationInventors: Chan-Chi Jason Cheng, Bradley Felton, Satwant Singh, Andrew Armitage
-
Patent number: 6970993Abstract: The present invention provides a memory architecture allowing for instructions of variable length to be stored without wasted memory spaces. Instructions of one, two, and three bytes can all be retrieved in a single fetch. The exemplary embodiment divides the memory block into two Ć16 memories having some special addressing circuitry. This structure logically arranges the memory into a number of rows, each of four byte-wide columns. To the first of these Ć16 memories, the full address is provided. If the address is within the two columns of the second Ć16 memory, the full address is also provided to the second Ć16 memory. If the address is to the first of the Ć16 memories, the second Ć16 memory instead receives the portion of the address specifying the row with one added to it. This results in a dual row access with the last one or two bytes of 3-byte instruction being supplied by the row above the first byte.Type: GrantFiled: September 8, 2003Date of Patent: November 29, 2005Assignee: ZiLOG, Inc.Inventors: Bruce L. Troutman, Russell B. Lloyd, Randal Q. Thornley
-
Patent number: 6944637Abstract: A method and apparatus for reducing memory requirements in a computing environment. The method includes reducing the size of a header for a data structure by creating a header consisting of index information. Alternatively, the header may also include garbage collection information. The invention also provides a data structure for an object-oriented programming environment. The data structure includes: 1) a header consisting of index information and 2) one or more fields. Unlike prior data structures the header does not include information regarding the data structure's size; where it references are; it dispatch table; hash code information; or monitor information.Type: GrantFiled: February 7, 2001Date of Patent: September 13, 2005Assignee: Esmertec AGInventor: Stephen Darnell
-
Patent number: 6915396Abstract: The invention describes a system for and a method of creating and using dependencies to determine the order of servicing transaction requests in a multiple queue environment. When more than one outstanding transaction affects the same memory location, dependencies are established to ensure the correct sequencing of the competing transactions. In a preferred embodiment the dependency is configured to ensure that, as each request is inserted, other outstanding requests are checked to determine if the same memory location is accessed. If the same memory location is affected, a dependency is created which ensures the youngest queue entry which is present at the time the check is made occurs before the present outstanding request.Type: GrantFiled: May 10, 2001Date of Patent: July 5, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: Duane A Wiens, Robert F. Krick
-
Patent number: 6912615Abstract: The invention relates to a control means for controlling burst accesses to a synchronous dynamic semiconductor memory device comprising at least two memory banks. In order to avoid relatively large time losses due to preparation cycles (precharge and activate), the invention provides an address converter unit (12) for converting a logical access address into physical access addresses by splitting the burst access into at least two partial burst accesses, wherein a first physical access address addresses a first memory area of a first memory bank for a first partial burst access and wherein a second physical access address addresses a second memory area of a second memory bank for a second partial burst access.Type: GrantFiled: September 6, 2002Date of Patent: June 28, 2005Assignee: Koninklijke Philips Electronics N.V.Inventor: Volker Nicolai
-
Patent number: 6901503Abstract: An integrated circuit contains a microprocessor core, program memory and separate data storage, together with analog and digital signal processing circuitry. The ALU is 16 bits wide, but a 32-bit shift unit is provided, using a pair of 16-bit registers. The processor has a fixed length instruction format, with an instruction set including multiply and divide operations which use the shift unit over several cycles. No interrupts are provided. external pins of the integrated circuit allow for single stepping and other debug operations, and a serial interface (SIF) which allows external communication of test dat or working data as necessary. The serial interface has four wires (SERIN, SEROUT, SERCLK, SERLOADB), allowing handshaking with a master apparatus, and allowing direct access to the memory space of the processor core, without specific program control.Type: GrantFiled: October 29, 2001Date of Patent: May 31, 2005Assignee: Cambridge Consultants Ltd.Inventors: Stephen John Barlow, Alistair Guy Morfey, James Digby Collier
-
Patent number: 6895493Abstract: A method for processing data is provided that includes storing a write operation in a store buffer that indicates a first data element is to be written to a memory array element. The write operation includes a first address associated with a location in the memory array element to where the first data element is to be written. A read operation may be received at the store buffer, indicating that a second data element is to be read from the memory array element. The read operation includes a second address associated with a location in the memory array element from where the second data element is to be read. A hashing operation may be executed on the first and second addresses such that first and second hashed addresses are respectively produced. The hashed addresses are compared. If they match, the first data element is written to the memory array element before the read operation is executed.Type: GrantFiled: July 25, 2002Date of Patent: May 17, 2005Assignee: Texas Instruments IncorporatedInventors: Donald E. Steiss, Zheng Zhu
-
Patent number: 6895429Abstract: A technique enables a server, such as a filer, configured with a plurality of virtual servers, such as virtual filers (vfilers), to participate in a plurality of private network address spaces having potentially overlapping network addresses. The technique also enables selection of an appropriate vfiler to service requests within a private address space in a manner that is secure and distinct from other private address spaces supported by the filer. An IPspace refers to each distinct address space in which the filer and its storage operating system participate. An IPspace identifier is applied to translation procedures that enable the selection of a correct vfiler for processing an incoming request and an appropriate routing table for processing an outgoing request.Type: GrantFiled: December 28, 2001Date of Patent: May 17, 2005Assignee: Network Appliance, Inc.Inventors: Gaurav Banga, Mark Smith, Mark Muhlestein
-
Patent number: 6889307Abstract: A memory organization supports a basic page size and an extended page size. A certain portion of its memory cells are dual-addressable memory cells which may be used to provide the additional memory required for the extended pages or alternatively may be used to provide additional memory within a basic page. A memory array is preferably implemented as basic pages and directly addressed to support the basic page size. The received addresses are translated to map each extended page into a portion of a basic page to support the extended pages. In one embodiment, high order row addresses are conveyed for use as high-order column addresses, and the high-order row addresses overridden, to map each extended page into a contiguous block of basic pages.Type: GrantFiled: November 16, 2001Date of Patent: May 3, 2005Assignee: Matrix Semiconductor, Inc.Inventor: Roy E. Scheuerlein
-
Patent number: 6889301Abstract: A data storage system for transferring data between a host computer/server and a bank of disk drives through a system interface. The interface includes: a global memory; a plurality of front-end directors coupled between the global memory and the host computer/server; and, a plurality of back-end directors coupled between the global memory and the bank of disk drives. Each one of the first directors and each one of the second directors has a data pipe. Each one of such front-end directors passes front-end data between the global memory and the host computer through the data pipe therein and each one of the second directors passing back-end data between the global memory and the bank of disk drives through the data pipe therein.Type: GrantFiled: June 18, 2002Date of Patent: May 3, 2005Assignee: EMC CorporationInventors: Paul C. Wilson, Scott Romano, Oren Mano, Robert DeCrescenzo, Steven Kosto, Waiyaki O. Buliro, Matthew Britt Sullivan
-
Patent number: 6886171Abstract: A method and apparatus for input/output virtual address translation and validation assigns a range of memory to a device driver for its exclusive use. The device driver invokes system functionality for receiving a logical address and outputting a physical address having a length greater than the logical address. Another feature of the invention is a computer system providing input/output virtual address translation and validation for at least one peripheral device. In one embodiment, the computer system includes a scatter-gather table, an input/output virtual address cache memory associated with at least one peripheral device, and at least one device driver. In a further embodiment, the input/output virtual address cache memory includes an address validation cache and an address translation cache.Type: GrantFiled: February 20, 2001Date of Patent: April 26, 2005Assignee: Stratus Technologies Bermuda Ltd.Inventor: John MacLeod
-
Patent number: 6880065Abstract: A method and system thereof for managing a computer system memory, where the memory is structured as contiguous memory chunks, each chunk having a header. A chunk header includes a first offset value, a sign bit associated with the first offset value, and a number of bits having values that are added to a second offset value that is determined from the first offset value. The second offset value is then used for determining an actual offset value that is applied to a base address to provide a memory location of the memory chunk. In one such embodiment, the first offset value includes 23 bits (plus the sign bit), the number of bits added to the second offset value is two, and the actual offset value includes 27 bits (plus the sign bit). As such, up to 128 MB of memory can be addressed.Type: GrantFiled: September 30, 2002Date of Patent: April 12, 2005Assignee: palmOne, Inc.Inventor: Alexandre Roux