Using Delay Patents (Class 713/401)
-
Patent number: 7535984Abstract: A clock adjustment apparatus delays a clock signal and adjusts a phase of the signal, thereby increasing or decreasing a delay amount of the clock signal in accordance with a phase relation between a data signal and an adjusted clock signal. The adjusted clock signal is used for receiving the data signal.Type: GrantFiled: November 8, 2004Date of Patent: May 19, 2009Assignee: Fujitsu LimitedInventor: Jun Yamada
-
Publication number: 20090119533Abstract: A semiconductor memory device includes a mode register set for establishing information on a delay time, a delay time calculator for calculating an I/O path delay time of a data clock on a basis of a unit period of a system clock, and a delay locked clock generator for reflecting in the data clock a value of subtracting an output of the delay time calculator from the information established in the mode register set.Type: ApplicationFiled: December 28, 2007Publication date: May 7, 2009Inventors: Bo-Kyeom Kim, Sang-Sik Yoon
-
Publication number: 20090119532Abstract: A method of receiving data. A plurality of data signals and clocking signals are received over a source synchronous communication channel. The plurality of data signals is strobed with the clocking signal at a plurality of coarse time offset delays (e.g., time offset delays spanning over a data bit period). The plurality of error rates associated with the strobing at the plurality of coarse time offset delays is determined. Strobing design of a transmitting component (e.g., edge-strobed, center-strobed, etc.) may be determined based on the plurality of error rates. The error rates of the plurality of data signals strobed with a plurality of time offset delays close to the determined strobing design of the transmitting component is calculated. A time offset delay is selected based on the error rates. The plurality of data signals can be strobed with the selected time offset delay to recover the transmitted data signals.Type: ApplicationFiled: November 6, 2007Publication date: May 7, 2009Inventors: Russell Newcomb, William B. Simms, Ting-Sheng Ku, Ashfaq R. Shaikh
-
Patent number: 7529959Abstract: In a network environment, a first master timing generator generates a first frame reference signal and a second master timing generator generates a second frame reference signal. A first data source generates a first data source signal, a first frame source signal, and a first clock source signal in response to a selected one of the first and second frame reference signals. Similarly, a second data source generates a second data source signal, a second frame source signal, and a second clock source signal in response to a selected one of the first and second frame reference signals. A timing recovery circuit generates a recovered reference signal and a recovered clock signal in response to a selected one of the first and second frame reference signals. A phase aligner stores the first data source signal in response to the first frame source signal and the first clock source signal.Type: GrantFiled: September 17, 2007Date of Patent: May 5, 2009Assignee: Tellabs Operations, Inc.Inventor: Mark E. Boduch
-
Patent number: 7526664Abstract: A communication channel includes a first component having a transmitter coupled to a normal signal source, and a second component having a receiver coupled to a normal signal destination. A communication link couples the first and second components. Calibration logic provides for setting an operation value for a parameter of the communication channel, such as by executing an exhaustive calibration sequence at initialization of the link. A tracking circuit, including a monitoring function, tracks drift in the parameter by monitoring a feedback signal that has a characteristic that correlates with drift in the communication channel, and updates, or indicates the need for updating of, the operation value of the parameter in response to the monitoring function.Type: GrantFiled: November 15, 2006Date of Patent: April 28, 2009Assignee: Rambus, Inc.Inventors: Scott C. Best, Abhijit M. Abhyankar, Kun Yung Chang, Frank Lambrecht
-
Publication number: 20090106336Abstract: Register includes flip-flop circuits each constructed to retain data of n bit in synchronism with a clock pulse, the register retaining a multiplication result of a multiplier dividedly by the flip-flop circuits, n bit per flip-flop circuit. For each of a first and second numeric value data to be multiplied by the multiplier, a control circuit detects the number of consecutive zeros from the lowest-order bit of the data and performs control, on the basis of the detected number of the consecutive zeros and for each flip-flop circuit, as to whether or not the clock pulse should be supplied to the flip-flop circuit. The control circuit obtains an integral quotient value x by dividing by the number n the sum between the detected numbers for the first and second numeric value data, to stop the clock pulse supply to a particular number x of flip-flop circuit counted from the lowest-order.Type: ApplicationFiled: October 21, 2008Publication date: April 23, 2009Applicant: Yamaha CorporationInventor: Yasuyuki MURAKI
-
Patent number: 7519139Abstract: Systems and methods are disclosed herein to provide signal monitoring techniques. For example, in accordance with an embodiment of the present invention, an integrated circuit includes a phase detector circuit that receives an input signal and samples the input signal to provide binary state signals. A signal monitoring circuit decodes the binary state signals and provides at least one output signal indicating for the input signal path equalization and/or duty cycle distortion.Type: GrantFiled: July 20, 2005Date of Patent: April 14, 2009Assignee: Lattice Semiconductor CorporationInventor: David A. Gradl
-
Patent number: 7519844Abstract: A timing circuit for generating a timing signal having a predetermined relationship with a reference signal. The timing circuit includes a locked loop for generating the recovered clock signal, comparing the phase of the reference signal to the phase of the timing signal, and adjusting the phase of the timing signal based on the comparison; and a PVT (Process-Voltage-Temperature) line operatively associated with the locked loop so that PVT drift in the PVT line counters PVT drift in the locked loop.Type: GrantFiled: June 22, 2005Date of Patent: April 14, 2009Assignee: Rambus, Inc.Inventors: Jade Kizer, Sivakumar Doriswamy
-
Patent number: 7509469Abstract: An asynchronously pipelined SDRAM has separate pipeline stages that are controlled by asynchronous signals. Rather than using a clock signal to synchronize data at each stage, an asynchronous signal is used to latch data at every stage. The asynchronous control signals are generated within the chip and are optimized to the different latency stages. Longer latency stages require larger delays elements, while shorter latency states require shorter delay elements. The data is synchronized to the clock at the end of the read data path before being read out of the chip. Because the data has been latched at each pipeline stage, it suffers from less skew than would be seen in a conventional wave pipeline architecture. Furthermore, since the stages are independent of the system clock, the read data path can be run at any CAS latency as long as the re-synchronizing output is built to support it.Type: GrantFiled: February 12, 2007Date of Patent: March 24, 2009Assignee: MOSAID Technologies IncorporatedInventor: Ian Mes
-
Patent number: 7509514Abstract: The method is applicable to the reception of data in the case of a digital transmission in which the pieces of data are transmitted by a unit of equipment A to a unit of equipment B with an accompanying clock signal HA. This accompanying clock signal transmitted by the transmitter equipment A is used by the receiver equipment B to sample the transmitted data. An alternation is effected at the receiver equipment B between a phase of operation during which the clock signal HA accompanying the data is replaced by a local clock signal HLS of the same frequency and a phase of operation during which the local clock signal is periodically re-synchronized with the accompanying clock signal. Means to implement the method are also disclosed.Type: GrantFiled: March 3, 2005Date of Patent: March 24, 2009Assignee: ThalesInventors: Pierre Courant, Christophe Marron
-
Publication number: 20090077409Abstract: A circuit for delaying an input control signal, comprises a clock circuit to generate a clock signal having a frequency different from an input clock signal to delay and including a clock signal input, a derivative clock signal output, an input to program a frequency ratio between its input clock frequency and its output clock frequency. A clock capturing circuit provides a determined number of delay elements required to provide a delay of an amount of the period of the signal provided by the clock circuit. A delay calculation circuit receives the determined number of delay elements and calculates a number of delay elements needed to delay the input control signal by an amount of time. A delay circuit includes a control signal input, a select input for receiving the number of delay elements provided by the delay calculation circuit.Type: ApplicationFiled: August 22, 2006Publication date: March 19, 2009Applicant: Atmel CorporationInventors: Eric Matulik, Alain Vergnes, Frederic Schumacher
-
Patent number: 7506193Abstract: Variable compensation for part to part skew of components in a substrate-mounted circuit is described. The variability may be provided through a computer software program acting on a programmable delay buffer such that compensation for a skewed signal may be continuously checked against a reference signal or through other methods. The skewed signal may be delayed until the signal matches, within a predetermined margin of error, the reference.Type: GrantFiled: March 4, 2005Date of Patent: March 17, 2009Assignee: Unisys CorporationInventors: Jason Shoemaker, James P. Balcerek, William E. Oldham, Edward T. Cavanagh, Jr., Michael J. Bradley
-
Patent number: 7506222Abstract: A system for phase tracking and equalization across a byte group for asymmetric control of high-speed bidirectional signaling includes a slave device and a master device that is coupled to the slave device via a plurality of bidirectional data paths. The master device may adaptively modify transmit characteristics based upon data eye information sent via one or more unidirectional data paths by the slave device. The data eye information may correspond to an edge position of data signal transitions received by the slave device on each data path of the plurality of bidirectional data paths. In addition, the master device may modify data path equalization coefficients within the master device for a grouping of the bidirectional data paths such as a byte group, for example, dependent upon the data eye information.Type: GrantFiled: March 6, 2006Date of Patent: March 17, 2009Assignee: Advanced Micro Devices, Inc.Inventor: Gerald R. Talbot
-
Publication number: 20090063887Abstract: A memory component having a first and second interface. The first interface is provided to sample address information in response to a first clock signal. The first interface includes inputs to sample at least two bits of the address information in succession during a clock cycle of the first clock signal. The second interface is provided to sample data in response to a second clock signal, having a frequency that is at least twice the frequency of the first clock signal. The second interface includes inputs to sample at least two bits of data in succession during a clock cycle of the second clock signal.Type: ApplicationFiled: April 29, 2008Publication date: March 5, 2009Inventors: Frederick A. Ware, Ely K. Tsern, Richard E. Perego, Craig E. Hampel
-
Patent number: 7500129Abstract: Embodiments of the invention include a communication interface and protocol for allowing communication between devices, circuits, integrated circuits and similar electronic components having different communication capacities or clock domains. The interface supports communication between any components having any difference in capacity and over any distance. The interface utilizes request and acknowledge phases and signals and an initiator-target relationship between components that allow each side to throttle the communication rate to an accepted level for each component or achieve a desired bit error rate.Type: GrantFiled: October 29, 2004Date of Patent: March 3, 2009Inventors: Jeffrey D. Hoffman, Allan R. Bjerke
-
Publication number: 20090055675Abstract: Disclosed herein are solutions for addressing the problem of skew of data within a byte lane by factors caused external to the integrated circuit or module providing the data. To compensate for such skew, an on-chip delay is added to the data out paths of those bits in the byte lane with otherwise would arrive early to their destinations. Such on-chip delay is provided delay circuits preferably positioned directly before the output buffers/bond pads of the integrated circuit or module. By intentionally delaying some of the outputs from the integrated circuit or module, external skew is compensated for so that all data in the byte lane arrives at the destination at substantially the same time. In a preferred embodiment, the delay circuits are programmable to allow the integrated circuit or module to be freely tailored to environments having different skew considerations, such as different styles of connectors.Type: ApplicationFiled: November 5, 2008Publication date: February 26, 2009Applicant: Micron Technology, Inc.Inventor: Christopher S. Johnson
-
Patent number: 7493509Abstract: A differential serial communication receiver circuit automatically compensates for intrapair skew between received differential signals on a serial differential communication link, with deterministic skew adjustment set during a receiver training period. Intrapair skew refers to the skew within a pair of differential signals, and is hence interchangeable with the term differential skew in the context of this document. During the receiver training period, a training data pattern is received, such as alternating ones and zeros (e.g., a D10.2 pattern as is known in the art), rather than an actual data payload. The differential serial communication receiver circuit includes a differential skew compensation circuit to compensate for intrapair skew.Type: GrantFiled: December 10, 2004Date of Patent: February 17, 2009Assignee: ATI Technologies ULCInventors: Richard Fung, Ramesh Senthinathan, Nancy Chan
-
Patent number: 7490257Abstract: A clock distributor circuit is provided which works with power consumption reduced in semiconductor logic circuitry including clock synchronous circuits. The clock distributor circuit includes clock generation circuits generating gated clock signals in response to a clock enable signal to supply clock synchronous circuits with the generated clock signals. It is thus possible to reduce the power that would otherwise consumed by the toggling of the clock signal. A clock distribution method therefore is also provided.Type: GrantFiled: September 1, 2005Date of Patent: February 10, 2009Assignee: Oki Electric Industry Co., Ltd.Inventor: Nobuyuki Endo
-
Patent number: 7489742Abstract: A system for clock recovery in digital video communication includes a delay measurement block for generating PCR input signals and for continuously determining the time interval between successive PCR input signals. The system also includes a first storage device for generating a first PCR signal corresponding to the time interval between arrival of successive PCR input signals and a PCR inter-arrival time computation filtering device to determine the average time of arrival difference between successive PCR packets. The system further includes an error correction device for minimizing error in the average PCR difference between successive PCR packets, a controlled system clock generator coupled to the output of the error correction device to generate system clock, a second storage device for generating a first system clock output, and a controlled clock period difference computation element for computing the clock period difference between the first and second system clock outputs.Type: GrantFiled: October 19, 2005Date of Patent: February 10, 2009Assignee: STMicroelectronics Pvt. Ltd.Inventors: Kaushik Saha, Chiranjib Chakraborty, Subrata Chatterjee
-
Patent number: 7490258Abstract: A microcomputer is provided having a memory card interface capable of correctly latching data even when a card such as an MMC card is connected thereto. In the microcomputer having an interface with an external device such as a memory card, the interface unit is provided with an output driver connected to an external terminal for outputting a clock signal to output the clock signal and with an equivalent load circuit capable of imparting, to the clock signal extracted from an arbitrary position in a stage previous to the output driver in a clock signal path, delay equivalent to delay resulting from an external load connected to the external terminal in order to generate a clock signal for latching data inputted from the memory card.Type: GrantFiled: April 20, 2004Date of Patent: February 10, 2009Assignee: Renesas Technology Corp.Inventors: Kazuo Sakamoto, Naozumi Morino, Ikuo Kudo
-
Publication number: 20090037758Abstract: Disclosed are a method and system for calculating clock offset and skew between two clocks in a computer system. The method comprises the steps of sending data packets from a first processing unit in the computer system to a second processing unit in the computer system, and sending the data packets from the second processing unit to the first processing unit. First, second, third and fourth time stamps are provided to indicate, respectively, when the packets leave the first processing unit, arrive at the second processing unit, leave the second processing unit, and arrive at the first processing unit. The method comprises the further steps of defining a set of backward delay points using the fourth time stamps, and calculating a clock offset between clocks on the first and second processing units and clock skews of said clocks using said set of backward delay points.Type: ApplicationFiled: October 3, 2008Publication date: February 5, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Scott M. Carlson, Michel Henri Hack, Li Zhang
-
Patent number: 7487377Abstract: Redundant time-of-day (TOD) oscillators are aligned, within a master oscillator path, to local logic oscillator and used to create independent step-sync signals. A step checker validates and provides selection signals to identify which of the TOD oscillators operates according to a criterion. Independent step-sync signals are transmitted to several sibling chips. Local step and sync signals are delayed to arrive at TOD register nearly synchronous with TOD registers in sibling chips. A slave oscillator path may be used to select time signals generated in a sibling chip, whereby the master oscillator path is deselected. A primary control register set may be used to configure which among several chips is a master chip using the master oscillator path. All remaining chips are slave chips. All segments of the topology are redundant. One of multiple possible alternate topologies is defined in a secondary control register set.Type: GrantFiled: February 9, 2005Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: Scott Barnett Swaney, Kenneth Lundy Ward, Tobias Webel, Ulrich Weiss, Matthias Woehrle
-
Patent number: 7486126Abstract: This invention provides a technique for enhancing an operating frequency and improving reliability in a system using at least level sense type sequence circuits as a plurality of sequence circuits. A microcomputer includes a clock generator configured as a clock supply source, functional modules operated in sync with a clock signal, level sense type sequence circuits which are contained in the functional modules and configured as clock supply destinations, a clock supply system which propagates the clock signal to the level sense type sequence circuits, etc. The clock supply system includes a clock wiring which propagates the clock signal outputted from the clock generator to ends thereof via a plurality of branches. At least pulse generators are disposed in the midstream of the clock wiring. Each of the pulse generators varies timing provided to change the falling edge of the clock signal, which defines an endpoint of an input operating period of each level sense type sequence circuit.Type: GrantFiled: December 15, 2006Date of Patent: February 3, 2009Assignee: Renesas Technology Corp.Inventor: Yasuhisa Shimazaki
-
Publication number: 20090031158Abstract: An apparatus and method is disclosed to compensate for skew and asymmetry of a locally processed system clock used to synchronize an output signal, e.g., a data signal or a timing signal, from a logic circuit, for example a memory device. A first phase detector, array of delay lock loop (DLL) delay elements and accompanying circuitry are disclosed to phase-lock the rising edge of the output signal with the rising edge of the system clock XCLK signal. Additionally, a comparator circuit, a register delay, an array of DLL delay elements and accompanying circuitry are disclosed to add or subtract delay from the falling edge of the DQ signal in order to produce a symmetrical output of the DQ signal.Type: ApplicationFiled: August 5, 2008Publication date: January 29, 2009Inventors: Wen Li, Aaron Schoenfeld, R. Jacob Baker
-
Patent number: 7480360Abstract: A technique includes in response to a training mode, communicating between a device and a processor of a computer system over a data bit line of a bus. The technique includes based on the communication, regulating a timing between a strobe signal and a signal that propagates over the data bit line.Type: GrantFiled: May 6, 2005Date of Patent: January 20, 2009Assignee: Intel CorporationInventors: Bruce Querbach, Mohammad A. Abdallah, Amjad M. A. Khan, Mir M. Hossain, Sanjib M. Sarkar
-
Publication number: 20090019302Abstract: A calculating apparatus, or system, having a plurality of stages, such as in a pipeline arrangement, has the clocking rail or conductor positioned alongside the stages. With a large number, i.e., hundreds, of stages arranged in parallel sub-arrays, the clocking conductor is snaked alongside the sub-arrays. In individual stages it is arranged that the shortest of the two calculations taking place in a stage, takes place in the return path. An array can be divided into separate sections for independent processing.Type: ApplicationFiled: April 28, 2008Publication date: January 15, 2009Inventors: Terence Neil Thomas, Stephen J. Davis
-
Patent number: 7478256Abstract: System and method for synchronizing multiple devices coupled to a system timing module (STM) via respective first transmission media, wherein two or more of the respective first transmission media have different respective transmission times. The STM and devices share a common clock, in phase and with respect to a common reference. Each device is configured to transmit respective signals to the STM within a common clock cycle. Respective delays corresponding to the devices are determined based on the respective transmission times, where the respective delays are applicable to respective signals received from the devices to synchronize received corresponding pulses in the signals to within a common clock cycle. The respective delays are applied to respective signals received from the plurality of devices to synchronize received corresponding pulses in the signals to within the common clock cycle, after which the STM is operable to trigger the devices as a single device.Type: GrantFiled: January 24, 2006Date of Patent: January 13, 2009Assignee: National Instruments CorporationInventors: Craig M. Conway, Jeff A. Bergeron, Daniel J. Baker
-
Patent number: 7478255Abstract: Embodiments of the invention relate to distribution of clocks to CPUs in processing cells of a multi-cell system. In an embodiment, each cell includes an interface, referred to as an agent. A plurality of interfaces, referred to as switches, together with the agents of the cells, connects the cells together. A clock source provides a clock to a switch, which replicates the clock and provides the replicated clocks to its ports. Each port of the switch, receiving a replicated clock, encodes this replicated clock and sends it over a link to each agent of a cell. Each agent of the cells, receiving an encoded clock, decodes this encoded clock, resulting in a decoded, or an extracted, clock. The agent then replicates the extracted clock and provides the replicates of the extracted clock to a plurality of CPUs of the cell. As a result, CPUs in all cells of the system receive clocks that all are synchronized to the clock provided by the clock source.Type: GrantFiled: December 13, 2005Date of Patent: January 13, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventors: Robert G. Campbell, Spencer Frink
-
Patent number: 7475270Abstract: Systems and methods can be employed to sample a signal and determine a frequency of the signal. In one embodiment, the system may comprise a sample network that provides plural indications of signal state associated with different time instances of an input signal. A detector provides an indication of frequency for the input signal based on the plural indications of signal state.Type: GrantFiled: November 3, 2003Date of Patent: January 6, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventor: Jason Harold Culler
-
Patent number: 7472304Abstract: An extendible timing architecture for an integrated circuit is disclosed. The extendible timing architecture provides metal programmable components for use with different operational clock frequencies. In some embodiments the architecture utilizes master/slave DLLs with a double data rate memory circuit.Type: GrantFiled: August 30, 2006Date of Patent: December 30, 2008Assignee: Rapid Bridge, LLCInventors: Behnam Malekkhosravi, Nadim Hashim Shaikli
-
Patent number: 7472306Abstract: An apparatus and a system, as well as a method and article, may operate to independently adjust a plurality of processor clocks coupled to a corresponding plurality of networked processors responsive to one or more status indicators to provide scalable performance and power consumption. The status indicators may indicate the status of routers coupled to the processors. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: May 18, 2004Date of Patent: December 30, 2008Assignee: Intel CorporationInventors: Ernest Tsui, Inching Chen
-
Publication number: 20080320325Abstract: A system and method are disclosed to generate and terminate clock shift modes during initialization of a synchronous circuit (e.g., a delay-locked loop or DLL). Upon initialization, the DLL is entered into a ForceSL (Force Shift Left) mode and an On1x mode (i.e., left shifting on each clock cycle). The feedback clock that tracks the phase of the reference clock (which, in turn, is derived from the system clock) is initially delayed in a coarse phase detector prior to applying it to the coarse phase detection window. Two delayed versions of the feedback clock are sampled by the reference clock to generate a pair of phase information signals, which are then used to establish an advanced phase equal (APHEQ) signal. The APHEQ signal advances onset of the PHEQ (phase equalization) phase and is used to terminate the ForceSL and On1x modes, thereby preventing wrong ForceSL exit due to clock jitter or feedback path overshooting during On1x exit.Type: ApplicationFiled: August 15, 2008Publication date: December 25, 2008Inventor: Kang Yong Kim
-
Publication number: 20080320324Abstract: The present invention provides a method and mechanism for data recovery with phase synchronized clock using interpolator and timing loop module and a data latching circuit. The interpolator can be considered as a programmable delay circuit with a specified delay resolution over the clock period.Type: ApplicationFiled: June 25, 2007Publication date: December 25, 2008Inventors: Yanjing Ke, Jianbin Hao, Ning Zhu
-
Publication number: 20080313485Abstract: The invention relates to a data pipeline comprising a first stage with a data input for receiving a digital data input signal, a clock input and a data output, and a first bi-stable element being adapted to be switched in response to an edge of a first clock signal, and a dynamic latch stage comprising an input transfer element, and a second bi-stable element coupled between the input transfer element and a dynamic latch data output, wherein the input transfer element is adapted to be switched by a second clock signal and a delayed second clock signal, which is delayed with respect to the second clock signal by a first period of time being shorter than half a period of the second clock signal, such that the input transfer element allows signal transfer only during the first period of time.Type: ApplicationFiled: June 11, 2008Publication date: December 18, 2008Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Ingolf Frank, Gerd Rombach
-
Patent number: 7467056Abstract: Each data lane connected to a FPGA and forming part of a SFI channel may be trained independently to enable the outputs from the FPGA to be aligned. In operation, a known fixed pattern is repeated on each of the data lanes with the exception of the data lane being trained. The short fixed pattern is smaller than an SERDES capture range so that the SERDES may temporarily lock onto the short fixed pattern for all data lanes other than the lane being trained. Training data is then transmitted on the lane being trained and the preskew delay for that lane is adjusted until the receiving component indicates that the lanes are aligned. This process may iterate to find acceptable preskew delay values for all lanes. By training the lanes one at a time and using a short repeating pattern on the untrained lanes, the SERDES may register that the untrained lanes are operating correctly so that the feedback from the SERDES is related only to the lane being trained.Type: GrantFiled: March 9, 2007Date of Patent: December 16, 2008Assignee: Nortel Networks LimitedInventors: Eric Maniloff, Ronald Gagnon, Blake Toplis
-
Patent number: 7467317Abstract: A memory system of a high-speed operation can be realized by reducing an influence of reflection signals etc. caused by branching and impedance mismatching in various wirings between a memory controller and a memory module, and an influence due to transmission delays of data, command/address, and clocks in the memory module. To this end, a memory system comprises a memory controller and a memory module mounted with DRAMs. A buffer is mounted on the memory module. The buffer and the memory controller are connected to each other via data wiring, command/address wiring, and clock wiring. The DRAMs and the buffer on the memory module are connected to each other via internal data wiring, internal command/address wiring, and internal cock wiring. The data wiring, the command/address wiring, and the clock wiring may be connected to buffers of other memory modules in cascade.Type: GrantFiled: November 6, 2006Date of Patent: December 16, 2008Assignee: Elpida Memory, Inc.Inventor: Yoshinori Matsui
-
Patent number: 7467316Abstract: A system for synchronizing clock signals in an analytical device includes a first module including a timing command generator configured to generate a command signal, the command signal related to a master clock signal, and a second module including a command interpreter configured to generate a timing reference signal related to the command signal and a local clock signal. The second module includes a clock generator configured to receive the timing reference signal and the local clock signal and is configured to adjust a timing output of the second module so that the timing of the second module is synchronized to the master clock signal.Type: GrantFiled: December 19, 2005Date of Patent: December 16, 2008Assignee: Agilent Technologies, Inc.Inventor: Robert P. Rhodes
-
Patent number: 7464283Abstract: Systems and methods are provided for providing precision timing signals. A first register bank, driven by a first clock signal, provides a first delay along a first signal path. A second register bank, driven by a second clock signal related to the first clock signal, provides a second delay along a second signal path. A system control controls at least one of the first and second banks of registers to control the first and second delays, as to provide a desired skew between the output of the first signal path and the second signal path.Type: GrantFiled: June 28, 2004Date of Patent: December 9, 2008Assignee: Texas Instruments IncorporatedInventors: Alexander Noam Teutsch, Mohammad Al-Shyoukh, Nicole Cunningham
-
Patent number: 7461287Abstract: A mechanism for de-skewing and aligning data bits sent between two chips on an elastic interface. On the receiving end of an elastic interface, the eye of each data bit within a clock/data group is delayed by less than a bit time to align the eyes with the nearest clock edge of a received clock signal. In addition to aligning the eyes of the individual data bits with the nearest clock edge, IAP patterns are used to determine the amount of further delay needed to line up the individual data beats from each data bit. If the data beats for the data bits are not aligned, all but the slowest data beat are delayed to align the data beats for all bits. The additional delay is achieved using sample latches that result in a delayed signal with less jitter. As a result of having less jitter, the received, de-skewed, and aligned clock/data group can be forwarded to the operative portion of the receiving chip at an increased frequency.Type: GrantFiled: February 11, 2005Date of Patent: December 2, 2008Assignee: International Business Machines CorporationInventors: Daniel M. Dreps, Frank D. Ferraiolo, Gary A. Peterson, Robert J. Reese
-
Patent number: 7457978Abstract: Disclosed herein are solutions for addressing the problem of skew of data within a byte lane by factors caused external to the integrated circuit or module providing the data. To compensate for such skew, an on-chip delay is added to the data out paths of those bits in the byte lane with otherwise would arrive early to their destinations. Such on-chip delay is provided delay circuits preferably positioned directly before the output buffers/bond pads of the integrated circuit or module. By intentionally delaying some of the outputs from the integrated circuit or module, external skew is compensated for so that all data in the byte lane arrives at the destination at substantially the same time. In a preferred embodiment, the delay circuits are programmable to allow the integrated circuit or module to be freely tailored to environments having different skew considerations, such as different styles of connectors.Type: GrantFiled: May 9, 2005Date of Patent: November 25, 2008Assignee: Micron Technology, Inc.Inventor: Christopher S. Johnson
-
Patent number: 7457977Abstract: The present invention provides a method and apparatus for improving the synchronization of timing signals in a system where firmware is being employed. In particular, the present invention enables the firmware to generate signals with a timing that is required by a hardware protocol. The resulting system is thus able to permit reasonable firmware changes without adversely effecting signal timing.Type: GrantFiled: June 16, 2005Date of Patent: November 25, 2008Assignee: Agere Systems Inc.Inventors: Anatoly Moskalev, Parakalan Venkataraghaven
-
Patent number: 7454402Abstract: In a network in which local copies of a shared document are maintained by multiple servers, performance data is gathered and stored during document synchronization via replication. The performance data includes a delay indicator which is associated with the document such that each copy of the document includes a record of which servers and hops were traversed and what delay was experienced at each of those servers and hops. The delays may be calculated by associating a time stamp with the document upon receipt at a server, and subsequently comparing time of receipt at a logically adjacent server with the time stamp. The performance data can be used to locate problems.Type: GrantFiled: November 29, 2004Date of Patent: November 18, 2008Assignee: International Business Machines CorporationInventors: William A. Spencer, Russell L. Holden, Michael J. Gagnon
-
Patent number: 7454589Abstract: There are provided a buffer circuit buffers data between a synchronous circuit and an asynchronous circuit, and a control method therefor. There are also provided an interface circuit that controls data transfer between a synchronous memory circuit and the asynchronous circuit, and a control method therefor, which are used in the buffer circuit and the control method therefor. A data buffer circuit that is interposed between an image processing system and a main system includes a one-port RAM, a control signal generating section, an subsequent cycle address generating section, and a first selector. The first selector selectively outputs the present cycle address to an address of the one-port RAM when an access to the one-port RAM is a write access, and selectively outputs the subsequent cycle address to the address of the one-port RAM when the access to the one-port RAM is a read access.Type: GrantFiled: April 11, 2005Date of Patent: November 18, 2008Assignee: Fujitsu LimitedInventors: Kazuya Taniguchi, Toshiyuki Nishii, Hiromichi Mizuno, Tsutomu Terazawa
-
Patent number: 7451338Abstract: Provided are a method, system, and device to effectuate a transfer of data from one clock domain to another. In accordance with one aspect of the description provided herein, bits of data to be transferred are shifted in the first clock domain. The shifted bits of data to be transferred may be sampled in a second clock domain at a fixed time within each clock signal of the first clock domain. A stream of sampled bits may be output in the second clock domain. Additional embodiments are described and claimed.Type: GrantFiled: September 30, 2005Date of Patent: November 11, 2008Assignee: Intel CorporationInventor: Gregory D. Lemos
-
Publication number: 20080276112Abstract: A memory interface circuit is connectable to a DDR-SDRAM which outputs read data in synchronization with a data strobe signal together with the data strobe signal. A clock generator generates internal clock signals and memory clock signals supplied to the DDR-SDRAM. The memory interface circuit determines a delay of arrival of the data strobe signal relative to the corresponding internal clock signal by using a data strobe signal inputted in a read cycle with respect to the DDR-SDRAM, samples the arrived read data, based on a signal obtained by shifting the phase of the arrived data strobe signal, and synchronizes the sampled read data to the corresponding internal clock signal on the basis of the result of determination of the arrival delay.Type: ApplicationFiled: July 9, 2008Publication date: November 6, 2008Inventors: SHIGEZUMI MATSUI, Takashi Sato, Kazuyuki Sakata, Tsuyoshi Yaguchi, Kenzo Kuwabara, Atsushi Nakamura, Motoo Suwa, Ryoichi Sano, Hisashi Shiota
-
Patent number: 7447524Abstract: A method and system of cell timing distribution which greatly reduces the bus bandwidth required for transmission of cell timing information in a WCDMA base station. The system of the present invention comprises a timing control unit connected to several communication cells through transmission lines. Each communication cell comprises a timing generator which determines a local timing (sfn) according to a frame boundary signal and a timing difference (t_cell) parameter received from the timing control unit. The frame boundary signal indicates the starting boundary of the central base station (nodeB) timing, whereas the t_cell parameter represents the offset between the local cell timing and the nodeB timing. The timing generator is implemented using a finite state machine and a counter.Type: GrantFiled: March 4, 2005Date of Patent: November 4, 2008Assignee: Qisda CorporationInventor: Wu-Han Yang
-
Patent number: 7447862Abstract: A memory system includes at least one memory module, each of which has a pattern data generating circuit for generating a pattern data, which has a plurality of memories to which a command signal is commonly applied and corresponding data is applied respectively; and a memory controller for respectively applying the command signal and the corresponding data to the plurality of memories, applying a pattern data generating command to the memory module during a timing control operation, calculating time differences among data of reaching each of the plurality of memories using the pattern data outputted from each of the memories and receiving and outputting data using the calculated data reaching time difference. Therefore, a stable data transmission is achieved between the memory controller and the memories.Type: GrantFiled: July 8, 2004Date of Patent: November 4, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-Bae Lee, Hoe-Ju Chung
-
Patent number: 7443940Abstract: Methods and apparatus are disclosed for aligning received data bits in elastic interface systems. Depending upon which one of several alignment modes is selected, data bits can be loaded into FIFO latches on rising clock edges if the data was sent on rising clock edges, on falling clock edges if the data was sent on falling clock edges, or on the nearest clock edge if minimum latency is desired. Alternatively, data bits can be delayed by one or more bit times before loading into FIFO latches to reduce the elastic interface system's sensitivity to drift. The present invention permits a user to trade off factors related to for latency, drift, and skew by choosing among different alignment modes in an elastic interface system.Type: GrantFiled: February 11, 2005Date of Patent: October 28, 2008Assignee: International Business Machines CorporationInventors: Frank D. Ferraiolo, Gary A. Peterson, Robert J. Reese
-
Patent number: 7444535Abstract: A method and related apparatus for adjusting/calibrating timing of memory signals. In a preferred embodiment of the invention, reference signals of the same frequency and different phase are generated by a phase-lock loop. These reference signals are used to trigger sampling of signals for generating signals of different timing/delay; then timing/delay of memory signals, such as clock, command, data and data strobe, can be adjusted and calibrated. In this way, the invention can avoid the use of delay lines while adjusting/calibrating memory signals, so as to reduce the negative effects of characteristics shift and variation of delay lines.Type: GrantFiled: January 26, 2005Date of Patent: October 28, 2008Assignee: VIA Technologies Inc.Inventors: Bowei Hsieh, Ming-Shi Liou
-
Patent number: 7444533Abstract: The method is applicable to the reception of data in the case of a digital transmission in which the pieces of data are transmitted by a unit of equipment A to a unit of equipment B with an accompanying clock signal HA. This accompanying clock signal transmitted by the transmitter equipment A is used by the receiver equipment B to sample the transmitted data. An alternation is effected at the receiver equipment B between a phase of operation during which the clock signal HA accompanying the data is replaced by a local clock signal HLS of the same frequency and a phase of operation during which the local clock signal is periodically re-synchronized with the accompanying clock signal. Means to implement the method are also disclosed.Type: GrantFiled: February 7, 2008Date of Patent: October 28, 2008Assignee: ThalesInventors: Pierre Courant, Christophe Marron