Synchronization Of Clock Or Timing Signals, Data, Or Pulses Patents (Class 713/400)
  • Patent number: 10996729
    Abstract: Example implementations relate to balancing a power load among USB ports. For example, an apparatus according to the present disclosure, may include a plurality of USB ports, and an embedded controller coupled to the plurality of USB ports. The embedded controller may determine that a first device is coupled to a USB port of the plurality of USB ports, and determine a power draw of the first device relative to a type of the USB port. The embedded controller may balance a power load among a remainder of the plurality of USB ports based on the power draw of the first device relative to the type of the USB port.
    Type: Grant
    Filed: July 12, 2016
    Date of Patent: May 4, 2021
    Assignee: Hewlett-Packard Development Company, L.P.
    Inventors: Mark A Piwonka, Michael R Durham, Nam H Nguyen, Robert C Brooks, Chi So
  • Patent number: 10992292
    Abstract: Methods, systems, and computer readable media described herein can be operable to facilitate transitioning a device from a first state to a second state. A switch described herein allows for the use of an electronic circuit to perform the toggle and persistence functions while simultaneously giving more flexibility to the industrial design and physical switch implementation. The switch allows this preserving of the state using only a toggle on a voltage and thus allowing for a hardware only solution. The switch described herein allows for the use of smaller and less complicated mechanical switches allowing for more compact industrial designs. The switch uses a programmable voltage reference as a 1 bit non-volatile memory cell that is programmed by means of a logic pulse to the device. This allows a software independent setting of the state of the privacy switch. This state will remain through power cycles.
    Type: Grant
    Filed: June 15, 2020
    Date of Patent: April 27, 2021
    Assignee: ARRIS ENTERPRISES LLC
    Inventors: Joseph Petry, Brian M. Carroll
  • Patent number: 10979757
    Abstract: The invention provides a method for providing a synchronization in a computer network for synchronized playback of audio an/or video by a plurality of separate devices. Each separate device generates a virtual clock in response to a timing of the audio codec of a received audio stream. Especially, segmented time is used as reference time. Either the virtual clock is generated directly in response to the tick counter of the audio codec, or by a periodic measurement of the timing of the audio codec extrapolated by a monotonic clock. A sample rate converter may be used to slightly adjust the frequency of the virtual clock.
    Type: Grant
    Filed: July 25, 2016
    Date of Patent: April 13, 2021
    Assignee: Roku, Inc.
    Inventors: Paul Fleischer, Brian Thoft Moth Møller, Bjørn Reese
  • Patent number: 10969823
    Abstract: A method for counting a service duration of time measurement on a clock signal including periodic transitions and for determining an actual duration (tmr) of measurement as a function of the service duration, the signal having undergone spectrum spreading according to a periodic variation algorithm causing a frequency modulation of the clock transitions of the signal and creating a difference between actual duration (tmr) and service duration. There are counted during successive time increments at least service times for starting (t_d_s) and stopping (t_a_s) and, on the basis of these times, there are determined actual times for starting and for stopping (t_d, t_a) serving for the calculation of the actual duration of measurement (tmr) as a function of the parameters of the variation algorithm. A method of continuous compensation of the error between actual and service durations is also disclosed.
    Type: Grant
    Filed: March 26, 2020
    Date of Patent: April 6, 2021
    Inventor: Angelo Pasqualetto
  • Patent number: 10963418
    Abstract: Low noise serial interfaces with gated clock are provided herein. In certain configurations herein, a slave device of a serial interface includes a shift register for serially shifting in an interface data signal based on timing of an interface clock signal, a control circuit (for instance, a finite-state machine) for controlling the slave device, and a register bank for storing data programmed to the slave device via the serial interface. The control circuit cuts off or gates the interface clock signal in response to determining that an interface command received over the serial interface is not intended for the slave device.
    Type: Grant
    Filed: August 28, 2019
    Date of Patent: March 30, 2021
    Assignee: Skyworks Solutions, Inc.
    Inventors: Thomas Obkircher, Guillaume Alexandre Blin, James Henry Ross, Bryan J. Roll
  • Patent number: 10949094
    Abstract: A storage device includes a data buffer, a device controller, and nonvolatile memories. The data buffer is configured to transact data from an external device. The device controller is configured to receive a command and an address from an external device, to control the data buffers, and to transact data with the data buffers. The nonvolatile memories are configured to perform write, read, and erase operations under control of the device controller. When a first link training between an external device and the data buffers is performed by the external device, the device controller performs a second link training between the device controller and a data buffer internally without control of the external device.
    Type: Grant
    Filed: March 11, 2019
    Date of Patent: March 16, 2021
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Han-Ju Lee, Youngkwang Yoo, Youngjin Cho
  • Patent number: 10942542
    Abstract: Embodiments include apparatuses, systems, and methods associated with modulating a clock signal to encode information. A system may include a plurality of dies including a first die. The first die may include a real time clock (RTC) circuit to receive clock information associated with a shared clock signal that is shared among the plurality of dies, and modulate a RTC signal to encode the clock information. The first die may further include an output terminal coupled to the RTC circuit to pass the modulated RTC signal to one or more other dies of the plurality of dies. A second die of the plurality of dies may include a decoder to receive the modulated RTC signal and extract the clock information. The second die may adjust and/or condition the shared clock signal based on the received clock information. Other embodiments may be described and claimed.
    Type: Grant
    Filed: June 30, 2016
    Date of Patent: March 9, 2021
    Assignee: INTEL IP CORPORATION
    Inventors: Rafi Ben-Tal, Junlin Yan
  • Patent number: 10931269
    Abstract: Aspects of the invention include a process for receiving data and a first clock signal of a first chip and a second clock signal of a second chip, the data being received on a data path and the first clock signal being received on a clock signal path, and determining that the first clock signal is arriving before the second clock signal by a difference quantity. Also, the process includes adding delay to the data path and the clock signal path according to the difference quantity.
    Type: Grant
    Filed: October 3, 2019
    Date of Patent: February 23, 2021
    Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Michael Sperling, Pawel Owczarczyk, Chad Andrew Marquart, Douglas Malone
  • Patent number: 10908636
    Abstract: A circuit may perform a skew correction process that positions clock pulses of an output clock signal in respective target sampling positions. The circuit may receive an input clock signal and an input data signal and select one of a plurality of predetermined skew cases for the input clock signal and the input data signal. In addition, the circuit may performing timing relationship measurements for transition permutations of the clock signal and the data signal. The circuit may determine which of the input clock signal and the input data signal to delay and an amount of the delay based on the selected skew case and the timing relationship measurements. An output of the circuit may delay the input clock signal or the input data signal according to the determinations, which centers the sampling transitions of the clock signal in target sampling positions.
    Type: Grant
    Filed: December 29, 2017
    Date of Patent: February 2, 2021
    Assignee: SanDisk Technologies LLC
    Inventor: Bhawna Tomar
  • Patent number: 10903826
    Abstract: A glitch removal circuit removes glitch noise contained in a Power-good signal and a Power-on Reset signal, and includes: a first glitch removal unit that operates according to a first clock signal, and removes glitch noise from a Power-good signal; and a second glitch removal unit that operates according to a second clock signal, and removes glitch noise from a Power-on Reset signal, in which the first glitch removal unit is configured so as to be initialized according to an output signal of the second glitch removal unit, and the second glitch removal unit is configured so as to be initialized according to an output signal of the first glitch removal unit.
    Type: Grant
    Filed: February 7, 2020
    Date of Patent: January 26, 2021
    Assignee: FANUC CORPORATION
    Inventor: Takaaki Komatsu
  • Patent number: 10887078
    Abstract: A device, system, and method determines a forwarding delay through a networking device. The method is performed at the networking device including a transceiver and an always running timer (ART). The method includes generating a first timestamp using a first clock of the transceiver when a packet to be forwarded has been received. The method includes capturing a first ART time corresponding to the first timestamp. The method includes generating a second timestamp using a second clock of the transceiver when the packet to be forwarded has been transmitted. The method includes capturing a second ART time corresponding to the second timestamp. The method includes determining a forwarding delay based on the first and second timestamps and the first and second ART times.
    Type: Grant
    Filed: July 11, 2017
    Date of Patent: January 5, 2021
    Assignee: Wind River Systems, Inc.
    Inventors: Markus Carlstedt, Kenneth Jonsson
  • Patent number: 10872647
    Abstract: A memory device performs DLL (delay locked loop) calibration in accordance with a DLL calibration mode configured for the memory device. A host controller can configure the calibration mode based on operating conditions for the memory device. The memory device includes an input/output (I/O) interface circuit and a delay locked loop (DLL) circuit coupled to control I/O timing of the I/O interface. A control circuit of the memory device selectively enables and disables DLL calibration in accordance with the DLL calibration mode. When selectively enabled, the DLL calibration is to operate at a time interval identified by the DLL calibration mode, and when selectively disabled, the DLL calibration is to cease or refrain from DLL calibration operations.
    Type: Grant
    Filed: August 12, 2019
    Date of Patent: December 22, 2020
    Assignee: Intel Corporation
    Inventors: Shekoufeh Qawami, Michael J. Allen, Rajesh Sundaram
  • Patent number: 10852761
    Abstract: Various methods and apparatus for graphics processing are disclosed. In one aspect, a method of graphics processing using a computing system is provided. The method includes booting the computing system. After booting the computing system operating video memory of the computing system at a non-overclocked frequency, and prior to rebooting having the computing system sequentially increment the frequency of video memory by a selected change in frequency through a series of overclocked frequencies, after each frequency incrementing writing data to the video memory and testing the stability of the video memory data writing, and if the stability testing fails then decrementing the frequency of the video memory to a previous overclocked frequency at which the stability testing did not fail.
    Type: Grant
    Filed: December 13, 2018
    Date of Patent: December 1, 2020
    Assignee: ATI TECHNOLOGIES ULC
    Inventors: Omer Irshad, Mouhanad Alkallas, Hang Zhou, Alexander Sabino Duenas, Tsabita Shawnee Rizqa
  • Patent number: 10856018
    Abstract: Methods and systems provide control of media synchronization using time stamp pairs. In an embodiment, a first device may request a time stamp from a second device. The first device may determine any de-synchronization between the first and second devices based on the requested time stamp and characteristics of the request. The first device may define a rate scalar based on the determined de-synchronization. A sample rate conversion may be performed for the first device based on the rate scalar such that the outputs of the first device and the second device are synchronized.
    Type: Grant
    Filed: February 17, 2017
    Date of Patent: December 1, 2020
    Assignee: APPLE INC.
    Inventors: Richard M. Powell, Ashley I. Butterworth, Anthony J. Guetta, Daniel C. Klingler, Jeffrey C. Moore, Alexander C. Powers
  • Patent number: 10853544
    Abstract: Computer implemented techniques for the partitioned simulation of parallel architectures are disclosed. A high-level design for simulation is obtained. A graph representation for the high-level design is determined. The graph for the high-level design is partitioned into sub-graphs. A subset of the sub-graphs is selected for simulation based on input-change bits of the sub-graphs. The subset of the sub-graphs is subsequently evaluated on parallel architectures in order to produce a simulation result for the high-level design.
    Type: Grant
    Filed: March 13, 2017
    Date of Patent: December 1, 2020
    Assignee: SYNOPSYS, INC.
    Inventors: Ramesh Narayanaswamy, Paraminder S. Sahai, Chiahon Chien
  • Patent number: 10825436
    Abstract: A method relating to synchronize MIDI file with video includes acquiring a video and a MIDI file, and identifying timing of a video frame. The method also includes converting timing into tick information and editing a tick of the MIDI file. The method further includes detecting the MIDI file corresponding to the video frame, and playing a musical instrument based on the MIDI file corresponding to the video.
    Type: Grant
    Filed: April 10, 2019
    Date of Patent: November 3, 2020
    Assignee: SUNLAND INFORMATION TECHNOLOGY CO., LTD.
    Inventors: Bin Yan, Xiaolu Liu
  • Patent number: 10805062
    Abstract: An electronic device is provided. The electronic device includes a hardware timer, a memory, a communication circuit, and a processor. The processor is configured to measure a first time point of the hardware timer in response to a playback event received via the communication circuit from a master paired with the electronic device, calculate a second time point by adding a predefined first time interval to the first time point, and execute an instruction to play back a sound source at the second time point. A first resolution of the hardware timer is set to be higher than a second resolution of an operating system (OS).
    Type: Grant
    Filed: July 6, 2017
    Date of Patent: October 13, 2020
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Jae Hyun Jo, Hyeong Geun Kim, Dong Hoon Hyun, Gwang Ho Hwang, Dong Hyoun Son
  • Patent number: 10802833
    Abstract: A system includes a central processing unit (CPU) and components, a particular one of including logic to participate in a portion of a boot sequence of the system, where the portion of the boot sequence begins prior to activation of the CPU. The particular component is to send one or more signals to interact with another one of the components in the system during the portion of the boot sequence. The particular component includes a timer block to generate a set of timestamps during the portion of the boot sequence, where the set of timestamps indicates an amount of execution time of the particular component. The particular component sends the set of timestamps to the other component in a particular one of the one or more signals, where the set of timestamps are used to determine execution time of system components to complete the boot sequence.
    Type: Grant
    Filed: September 28, 2018
    Date of Patent: October 13, 2020
    Assignee: Intel Corporation
    Inventors: Mark Segal, Vladimir Makarov, Udy Hershkovitz
  • Patent number: 10796235
    Abstract: Disclosed herein are computer systems, devices, and methods for improving the technology related to asset condition monitoring. In accordance with the present disclosure, an asset data platform may be configured to receive data related to asset operation, ingest, process, and analyze the received data, and then provide a set of advanced tools that enable a user to monitor asset operation and take action based on that asset operation. The set of advanced tools may include (1) an interactive visualization tool, (2) a task creation tool, (3) a rule creation tool, and/or (4) a metadata tool.
    Type: Grant
    Filed: March 24, 2017
    Date of Patent: October 6, 2020
    Assignee: Uptake Technologies, Inc.
    Inventors: Jacob Radkiewicz, Ralph Brendler, Molli Simpson
  • Patent number: 10782931
    Abstract: A control system includes a data access circuit and a control circuit. The system coordinates an asynchronous FIFO process between a write circuit operating according to a first clock and a read circuit operating according to a second clock. The data access circuit controls the write circuit to write data into a memory buffer and controls the read circuit to read the data from the memory buffer. The control circuit generates a write index according to the first clock and a read index according to the second clock. The control circuit calculates multiple water levels according to the write index and the read index and obtains a median water level. The control circuit controls the access circuit to execute the asynchronous FIFO process at a time point corresponding to the median water level, so that a data exchange is performed via the memory buffer.
    Type: Grant
    Filed: May 23, 2019
    Date of Patent: September 22, 2020
    Assignee: REALTEK SEMICONDUCTOR CORPORATION
    Inventor: Lien-Hsiang Sung
  • Patent number: 10768794
    Abstract: A synchronization protocol is used to transfer information from a remote computing system to a client device. At the remote computing system, synchronization configuration information is retrieved. The synchronization configuration includes a synchronization rule specifying a data object schema to which the synchronization rule will apply, truncation criteria, and a truncation threshold. The truncation threshold specifies a maximum amount of shared data object instances of the data object schema that may be sent to the client device during a synchronization task. The remote computing system analyzes metadata of a plurality of shared data object instances of the data object schema. Relevant shared data object instances of the plurality of shared data object instances meeting the truncation criteria are determined by the remote computing system. The relevant data object instances are sent from the remote computing system to the client device until the truncation threshold is met.
    Type: Grant
    Filed: December 21, 2015
    Date of Patent: September 8, 2020
    Assignee: SAP SE
    Inventors: Gerd Ritter, Tim Kornmann, Tobias Stolzenberger
  • Patent number: 10754415
    Abstract: With a method of connecting SRAMs by daisy chain connection, the power state of all the SRAMs is determined uniquely. Because of this, even in the case of an SRAM of a function module in which SRAM access does not occur, the SRAM returns to the normal mode. The control apparatus includes a plurality of function modules including a memory capable of making a transition between a first power state and a second power state that is more power-saving than the first power state in accordance with a control signal. Then, control is performed so as to output a first signal that gives instructions to make a transition of the power state based on the control signal to a memory of a function module of the plurality of function modules in which processing using a function that the function module has is performed.
    Type: Grant
    Filed: January 26, 2017
    Date of Patent: August 25, 2020
    Assignee: Canon Kabushiki Kaisha
    Inventor: Manabu Ozawa
  • Patent number: 10756944
    Abstract: An information processing apparatus includes a memory and a processor coupled to the memory and configured to, receive a plurality of pieces of collation information corresponding to respective information items of configuration information representing information apparatus configurations, perform collation processing for collating information acquired from an information system including a plurality of information apparatuses with the plurality of pieces of collation information, and specify pieces of configuration information representing respective configurations of the plurality of information apparatuses based on specific collation information with which the largest number of successes of the collation processing for each type of information item and each model of information apparatus is detected.
    Type: Grant
    Filed: January 8, 2018
    Date of Patent: August 25, 2020
    Assignee: FUJITSU LIMITED
    Inventors: Yusuke Tsugita, Masayoshi Utaka, Naoki Akiyama, Eiji Morito
  • Patent number: 10743269
    Abstract: A node is deployed along a path between a master device and a slave device. In some cases, the path includes additional nodes. The node includes a plurality of queues configured to be associated with a corresponding plurality of flows. A first queue of the plurality of queues is configured to be associated with a first flow that conveys timing messages for synchronizing the master device and the slave device. A scheduler is configured to schedule messages from the first queue during an extended time window that encompasses expected arrival times of a first set of timing messages in the first flow. The node reverts to normal behavior in response to completing processing of the first set of timing messages. During normal operation, the node schedules messages from the first queue during a default time window that is shorter than the extended time window.
    Type: Grant
    Filed: November 26, 2018
    Date of Patent: August 11, 2020
    Assignee: Nokia Solutions and Networks Oy
    Inventors: Olivier Marce, Brice Leclerc, Maël Guiraud
  • Patent number: 10742219
    Abstract: A frequency divider includes a circuit that receives an input clock signal having a period T on an input port thereof and generates an output clock signal on an output port thereof having a period MT in response to a control signal specifying M is disclosed. Here, M is a positive integer and all transitions between logical one and logical zero in the output clock signal occur at integer multiples of T. In one embodiment, the circuit includes a module string having characterized by N identical modules connected in series to form a string of modules. Each module is configured such that when the clock signal having period T is input to the first module, the output clock signal having a period of MT is output from the last module, where M can have any value between one and a maximum number that depends on N.
    Type: Grant
    Filed: April 30, 2019
    Date of Patent: August 11, 2020
    Assignee: BAE Systems Imaging Solutions Inc.
    Inventors: Khai Nguyen, Andrew C. Ng
  • Patent number: 10725099
    Abstract: A memory controller instantiated on a semiconductor IC device comprises a timing circuit to transfer a timing signal, the timing circuit being configured to receive a first test signal and to effect a delay in the timing signal in response to the first test signal, the first test signal including a first timing event. The memory controller further comprises an interface circuit configured to transfer the data signal in response to the timing signal, the interface circuit being further configured to receive a second test signal and to effect a delay in the data signal in response to the second test signal, the second test signal including a second timing event that is related to the first timing event according to a test criterion.
    Type: Grant
    Filed: March 18, 2019
    Date of Patent: July 28, 2020
    Assignee: Rambus Inc.
    Inventor: Frederick A. Ware
  • Patent number: 10728168
    Abstract: Systems and methods for providing a connection of a client to an unmanaged service in a client-server remote access system. An unmanaged service may register at a remote access server and open a communication connection there between remote access server may be configured for providing remote access to the unmanaged service by a client. The remote access server receives keep-alive messages from the unmanaged service over the communication connection, which may serve to indicate that the unmanaged service is operational. The remote access server may a request for a client connection to the unmanaged service, after which, a terminate keep-alive message is communicated to the unmanaged service to terminate the sending of keep-alive messages from the unmanaged service in response to the request for the client connection to the unmanaged service.
    Type: Grant
    Filed: May 21, 2018
    Date of Patent: July 28, 2020
    Assignee: CALGARY SCIENTIFIC INC.
    Inventors: Sam Anthony Leitch, Matthew James Stephure, Kevin Glen Robinson
  • Patent number: 10721009
    Abstract: A method of virtualizing a clock is executed by a network controller comprising a processor and computer-readable instructions for creating one or more virtual network elements comprising one or more virtual clocks. The method comprises retrieving, at a first virtual network element of the one or more virtual network elements, a first time of day value and a second time of day value. The method further comprises adjusting the amount of time elapsed based, in part, on a frequency adjustment value and incrementing a clock value based on the amount of time elapsed.
    Type: Grant
    Filed: November 17, 2016
    Date of Patent: July 21, 2020
    Assignee: Accedian Networks Inc.
    Inventor: Thierry DeCorte
  • Patent number: 10707984
    Abstract: Disclosed are methods and apparatus for calculating sensor timing corrections at a sensor device. The methods and apparatus determine a sampling period as a number of cycles of an internal clock counted while a configured number of samples is captured in a slave device, determine a time interval between samples using an offset from a time of an observed occurrence of a hardware event on a communication link, the offset being received in a command from a master device, and adjust the time interval between samples by iterative digital approximation to correct for differences between timing of the slave device and the master device while concurrently calculating a watermark time corresponding to a sample start time configured by the master device for one or more slave devices.
    Type: Grant
    Filed: July 2, 2018
    Date of Patent: July 7, 2020
    Assignee: QUALCOMM Incorporated
    Inventor: Radu Pitigoi-Aron
  • Patent number: 10685155
    Abstract: A computer-implemented method designs a distributed heterogeneous computing and control system, including both an application and a hardware context and configuring the application in the hardware context. The method is implemented by design software instructions executing in a computer node, associated with an interactive display, to establish an interactive environment utilizing computer processes. The computer processes provide access in the interactive environment to a set of functional modules and a set of primitive modules. The computer processes receive the interactive environment a selection of desired ones of the functional modules and the primitive modules and order them in a manner to characterize the distributed computing and control system as a schematic of a set of devices. The computer processes parse the schematic to produce a set of sub-schematics that each correspond to a distinct device in a set of devices in the distributed computing and control system.
    Type: Grant
    Filed: June 5, 2019
    Date of Patent: June 16, 2020
    Assignee: Prescient Devices, Inc.
    Inventor: Andrew Wang
  • Patent number: 10642811
    Abstract: A waveform simulation system with a waveform database architecture satisfies different requirements of different waveform simulation tools. The waveform simulation system includes a waveform database configured to store one or more mappings that map one or more design objects to one or more memory addresses. The waveform simulation system also includes a packet processing module configured to receive simulation data from a simulation tool. The packet processing module is configured to translate the simulation data into translated simulation data that is independent of implementation details of the one or more design objects, based at least in part on the one or more mappings. In some cases, the translated simulation data may include event data stored in the waveform database.
    Type: Grant
    Filed: September 10, 2014
    Date of Patent: May 5, 2020
    Assignee: XILINX, INC.
    Inventors: David K. Liddell, Roger Ng, Hem C. Neema
  • Patent number: 10642238
    Abstract: Module 1 for a technical facility 90 comprising a technical hardware 10 for the execution of a technical sub-process, a control 20 for a local control of the technical hardware 10, wherein the control 20 is adapted to control the technical hardware 10 autarkical, and an external interface 22 of the control 20, wherein the external interface 22 comprises an administration shell 23, wherein the administration shell 23 publishes at least one service relating to an output product 140 of the module 1 via a network 62, and wherein the external interface 22 is adapted to request at least one service relating to an input product 130 of the module 1 via the network 62. Furthermore, a corresponding system for the execution of a process by means of a technical facility 90 as well as a corresponding method for the execution of a technical process by means of a technical facility 90 is claimed.
    Type: Grant
    Filed: January 25, 2017
    Date of Patent: May 5, 2020
    Assignee: WAGO Verwaltungsgesellschaft mbH
    Inventors: Thomas Albers, Thomas Holm
  • Patent number: 10637933
    Abstract: Embodiments of the disclosure provided herein generally include a system and a method of configuring and/or controlling the transfer of information between two or more electronic devices due to the interaction of an electronic device and a host identifier signal generating system. Embodiments of the disclosure may include a system and a method of distributing useful information received by or contained within a memory of the electronic device based on the receipt of a host identifier signal. The electronic device may then perform one or more desirable functions or processes based the portable electronic device's interaction with the host identifier signal generating system.
    Type: Grant
    Filed: December 2, 2016
    Date of Patent: April 28, 2020
    Assignee: LOGITECH EUROPE S.A.
    Inventors: Olivier Gay, Mathieu Meisser, Thomas Luc Rouvinez, Nicolas Sasselli, Remy Zimmermann
  • Patent number: 10628624
    Abstract: Embodiments included herein may be used for characterizing and analyzing an electronic system design including a parallel interface. Embodiments may include identifying an electronic design including a design of a parallel interface. Embodiments may also include determining a single circuit representation including the design of the parallel interface from the electronic design. Embodiments may further include analyzing the single circuit representation at a channel analysis module stored at least partially in memory and functioning in tandem with a computing system to determine waveform responses of the parallel interface and a remainder of the single circuit representation by using channel analysis techniques. The channel analysis techniques may be based upon a data channel simulation and a strobe channel simulation.
    Type: Grant
    Filed: August 14, 2018
    Date of Patent: April 21, 2020
    Assignee: Cadence Design Systems, Inc.
    Inventors: Kumar Chidhambara Keshavan, Ambrish Kant Varma, Kenneth R. Willis, Xuegang Zeng
  • Patent number: 10623006
    Abstract: Apparatus and methods for clock synchronization and frequency translation are provided herein. Clock synchronization and frequency translation integrated circuits (ICs) generate one or more output clock signals having a controlled timing relationship with respect to one or more reference signals. The teachings herein provide a number of improvements to clock synchronization and frequency translation ICs, including, but not limited to, reduction of system clock error, reduced variation in clock propagation delay, lower latency monitoring of reference signals, precision timing distribution and recovery, extrapolation of timing events for enhanced phase-locked loop (PLL) update rate, fast PLL locking, improved reference signal phase shift detection, enhanced phase offset detection between reference signals, and/or alignment to phase information lost in decimation.
    Type: Grant
    Filed: June 19, 2018
    Date of Patent: April 14, 2020
    Assignee: Analog Devices, Inc.
    Inventor: Reuben P. Nelson
  • Patent number: 10599443
    Abstract: A method of operating a clock frequency detected control-i/o buffer enable circuit in a semiconductor device uses control I/O buffer enable circuitry and/or features of saving power in standby mode. The method may provide low standby power consumption, such as providing low standby power consumption in high-speed synchronous SRAM and RLDRAM devices.
    Type: Grant
    Filed: October 18, 2017
    Date of Patent: March 24, 2020
    Assignee: GSI TECHNOLOGY, INC.
    Inventors: Young-Nam Oh, Soon Kyu Park, Jae Hyeong Kim
  • Patent number: 10591952
    Abstract: One embodiment includes a clock distribution resonator system. The system includes a clock source configured to generate a clock signal having a predefined wavelength, and a main transmission line coupled to the clock source to propagate the clock signal and comprising a first predetermined length defined as a function of the wavelength of the clock signal. The system also includes a plurality of transmission line branches each coupled to the main transmission line to propagate the clock signal. Each of the plurality of transmission line branches includes a second predetermined length different from the first predetermined length. The system further includes a plurality of clock distribution networks coupled to the respective plurality of transmission line branches and being configured to provide the clock signal to each of a plurality of circuits to provide clock synchronization for the associated plurality of circuits.
    Type: Grant
    Filed: March 13, 2019
    Date of Patent: March 17, 2020
    Assignee: NORTHROP GRUMMAN SYSTEMS CORPORATION
    Inventors: Joshua A. Strong, Max E. Nielsen, Vladimir V. Talanov, Temitope Olumuyiwa Ogunnika
  • Patent number: 10594424
    Abstract: A time synchronization slave apparatus and a method of determining a time synchronization period are disclosed. In the apparatus, a time synchronization processing unit performs a time synchronization operation and determines an offset and a rate used to correct local time error based on a calculated time error, a timer corrects the local time based on the determined offset and rate, a time error estimation unit estimates a time error in the local time during a present time synchronization period, and generates excess error information regarding an excess point at which the estimated time error exceeds a threshold allowable time error range, a time synchronization period determination unit determines a subsequent time synchronization period based on the excess error information, and a synchronization period information transmission unit transmits synchronization period information regarding the subsequent time synchronization period to a time synchronization master apparatus.
    Type: Grant
    Filed: May 29, 2015
    Date of Patent: March 17, 2020
    Assignee: Research & Business Foundation Sungkyunkwan University
    Inventors: Jae Wook Jeon, Jin Ho Kim, Bo Mu Cheon, Yong Ju Kim
  • Patent number: 10565168
    Abstract: Synchronization techniques with state transformation are described. The synchronization techniques may include storing a data object and metadata associated with the data object at a computing device. The data object can be stored in a first representative state at the computing device. The techniques may further involve receiving user input to synchronize the data object into a second representative state at a remote computing device, automatically transforming the data object from the first representative state into the second representative state, and synchronizing the data object to a remote data object stored at the remote computing device. The remote data object can be stored in the second representative state at the remote computing device.
    Type: Grant
    Filed: May 2, 2017
    Date of Patent: February 18, 2020
    Assignee: OXYGEN CLOUD, INC.
    Inventor: Peter C. Chang
  • Patent number: 10565155
    Abstract: Systems and methods are provided for supporting wide-protocol interface across a multi-die interconnect interface. Data signals of a wide-protocol interface are split into a plurality of data streams. A handshake signal is established between a first circuit and a second circuit, whereby the first circuit and second circuit are dies of a multi-die device. The first circuit transmits the plurality of data streams to the second circuit via a plurality of multi-die interconnect channels. Each data stream of the plurality of data streams are compressed based on the handshake signal in order to provide wide-protocol interface with reduced number of required pins.
    Type: Grant
    Filed: December 3, 2018
    Date of Patent: February 18, 2020
    Assignee: Altera Corporation
    Inventors: Gary Brian Wallichs, Keith Duwel, Cora Lynn Mau
  • Patent number: 10554889
    Abstract: An image capturing device includes an image capturing unit capturing an image at a timing based on a first frame rate and outputs data corresponding to the image after a first period, an image data generation unit generating image data based on the output data and outputting the image data after a second period, a display unit displaying a display image based on the image data after the second period and at a timing based on a second frame rate, and a mode selecting unit selecting a first or second mode. The first mode prioritizes reduction in a display delay time. The second mode prioritizes image quality of the display image over reduction in the display delay time. A total period of the first and second periods is less than or equal to a first vertical synchronization period based on the first frame rate when the first mode is selected.
    Type: Grant
    Filed: February 9, 2018
    Date of Patent: February 4, 2020
    Assignee: Seiko Epson Corporation
    Inventor: Ryuichi Shiohara
  • Patent number: 10545889
    Abstract: Embodiments relate to systems, methods, and computer-readable media to enable design and creation of receiver circuitry. One embodiment is a receiver apparatus comprising a plurality of receiver arrangements, each receiver arrangement having a sampling circuit and a multi-stage differential amplifier connected to the sampling circuit. Each receiver arrangement is configurable via switches between an amplifying mode and an autozero mode. Control circuitry may select output data from receiver arrangements that are not in autozero mode using multiplexer circuitry. In various embodiments, settings for individual receiver arrangements may be set based on decision feedback equalization (DFE).
    Type: Grant
    Filed: December 10, 2018
    Date of Patent: January 28, 2020
    Assignee: Cadence Design Systems, Inc.
    Inventors: H Md Shuaeb Fazeel, Nikhil Sawarkar, Aaron Willey, Thomas Evan Wilson
  • Patent number: 10540244
    Abstract: An approach is provided in which a system selects a first processor as a master Time of Day (TOD) processor in a first TOD topology in response to determining that the first processor is directed connected to an oscillator. The system then assigns a second processor as an alternate master TOD processor to a second TOD topology based upon determining that the second processor is on a different node than the first processor. The system configures to the first TOD topology and, when the system detects a TOD failure, the system re-configures to the second TOD topology.
    Type: Grant
    Filed: October 31, 2017
    Date of Patent: January 21, 2020
    Assignee: International Business Machines Corporation
    Inventors: Manish Kumar Chowdhary, Deepak Kodihalli
  • Patent number: 10520974
    Abstract: One embodiment includes a clock distribution system. The system includes a standing-wave resonator configured to receive and to resonate a sinusoidal clock signal. The standing-wave resonator includes at least one anti-node portion associated with a peak current amplitude of the sinusoidal clock signal. The system also includes at least one clock line interconnecting each of the at least one anti-node portion and an associated circuit. The at least one clock line can be configured to propagate the sinusoidal clock signal for timing functions associated with the associated circuit.
    Type: Grant
    Filed: June 22, 2015
    Date of Patent: December 31, 2019
    Assignee: NORTHROP GRUMMAN SYSTEMS CORPORATION
    Inventors: Joshua A. Strong, Anna Y. Herr, Quentin P. Herr, Steven B. Shauck
  • Patent number: 10521256
    Abstract: Methods, systems, and computer program products are included for migrating a virtual machine. An example method of migrating a virtual machine includes transmitting, from a hypervisor, a migration indicator to a guest. The hypervisor receives a free memory page indicator from the guest that identifies one or one or more free memory pages corresponding to a virtual machine. The hypervisor then places the virtual machine in a suspended state. While the virtual machine is in the suspended state, the hypervisor modifies a dirty status and a migration status corresponding to one or more dirty memory pages. After resuming operation of the virtual machine from the suspended state, the hypervisor modifies a migration status corresponding to the one or more free memory pages to exclude the one or more free memory pages from a migration. The hypervisor migrates the one or more dirty memory pages.
    Type: Grant
    Filed: August 30, 2016
    Date of Patent: December 31, 2019
    Assignee: RED HAD ISRAEL, LTD.
    Inventors: Michael Tsirkin, David Alan Gilbert
  • Patent number: 10523204
    Abstract: A transmitter circuit including a pre-driver circuit configured to receive a logic signal from a logic circuit and to generate a first signal driven by a first voltage, the pre-driver circuit including a transistor having a threshold voltage equal to or lower than a threshold voltage of a transistor included in the logic circuit, and a main-driver circuit configured to receive the first signal and generate a second signal driven by a second voltage, the main-driver circuit configured to output the second signal to an input/output pad, the main-driver circuit including a transistor having a threshold voltage which is equal to or lower than the threshold voltage of the transistor included in the logic circuit may be provided.
    Type: Grant
    Filed: February 14, 2018
    Date of Patent: December 31, 2019
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Kyunghoi Koo, Sanghune Park, Jin-Ho Choi
  • Patent number: 10447886
    Abstract: An image processing apparatus has a nonvolatile memory including a first region and a second region, a control circuit, and a data input unit. First software is used for updating. Second software is not used for updating. When a starting condition for updating is satisfied, the control circuit overwrites the second region with the first software and makes the second region a new first region. Then, the control circuit overwrites the old first region with the second software and makes the old first region a new second region.
    Type: Grant
    Filed: November 9, 2017
    Date of Patent: October 15, 2019
    Assignee: KYOCERA Document Solutions Inc.
    Inventors: Kunihiko Shimamoto, Shinichi Hashimoto
  • Patent number: 10444739
    Abstract: Techniques for previewing an operator display of a process section in a process plant include presenting a process section on a user interface device, where the process section includes a user control for presenting and/or displaying another process section on the process plant display. In response to receiving user input indicative of a request to display a preview of the other process section via the user control, the user interface device presents the other process section while simultaneously presenting the process section in a preview mode. The process sections in the preview mode may be presented side-by-side, above and below each other, in separate display windows, etc.
    Type: Grant
    Filed: August 22, 2016
    Date of Patent: October 15, 2019
    Assignee: FISHER-ROSEMOUNT SYSTEMS, INC.
    Inventors: Prashant Joshi, Julian K. Naidoo, Daniel R. Strinden, Ram Ramachandran, Cristopher Ian Sarmiento Uy
  • Patent number: 10447493
    Abstract: An apparatus includes at least one transceiver configured to transmit or receive at least one data signal over a shared physical medium. The physical medium includes a bus configured to be coupled to multiple devices including the apparatus and provides a multi-drop capability. The at least one transceiver is configured to transmit or receive the at least one data signal at a rate of more than 10 Mbps. In some embodiments, the apparatus includes a MAC driver configured to route network layer data over the physical medium. In other embodiments, the apparatus includes a MAC driver configured to control transmissions and receptions of network layer data over the physical medium by the at least one transceiver and a logic device configured to control physical layer signaling, interface with the MAC driver, enable the transmissions and receptions of the network layer data on the physical medium, and implement collision detection and avoidance.
    Type: Grant
    Filed: November 3, 2016
    Date of Patent: October 15, 2019
    Assignee: Honeywell International Inc.
    Inventors: Amol Kinage, Sai Krishnan Jagannathan, Dinesh Kumar KN
  • Patent number: RE48341
    Abstract: A semiconductor memory device includes: a variable delay for delaying a delay locked loop (DLL) clock by a predetermined delay time to output a delayed DLL clock; an output driver for outputting data and data strobe signal in response to the delayed DLL clock; and a calibration controller for controlling the predetermined delay time of the variable delay in response to output AC parameters.
    Type: Grant
    Filed: December 9, 2013
    Date of Patent: December 1, 2020
    Assignee: Conversant Intellectual Property Management Inc.
    Inventors: Young-Hoon Oh, Kwang-Myoung Rho