Patents Assigned to Applied Micro Circuits Corporation
-
Publication number: 20150106679Abstract: Systems and methods for detecting defect propagation in a networked environment comprising a defect detection component to detect defects in an aggregate signal and/or in individual signals; and a replacement signal component to generate a maintenance signal to replace defective signals detected by the defect detection component. The maintenance signal can be a uniform signal type regardless of a type associated with a defective signal. The maintenance signal can replace a defective signal during aggregation, by an aggregation component.Type: ApplicationFiled: October 14, 2013Publication date: April 16, 2015Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventors: Francesco Caggioni, Dimitrios Giannakopoulos
-
Patent number: 9008255Abstract: Systems and methods for efficient jitter mitigation or removal from a gapped signal. A phase mitigation module is employed to generate discrete correction values for modifying phase error signals detected between a gapped signal and a feedback signal of the PLL. The correction values can be digitally subtracted from the output of a phase frequency detector associated with the PLL. The sequence of correction values can be determined based on phase frequency differences between the input signal and a targeted feedback signal that is free of jitter and has a period equal to an average period of the input signal. An average of the correction values is substantially equal to zero, and an average of the modified phase error signal is substantially equal to zero.Type: GrantFiled: October 23, 2013Date of Patent: April 14, 2015Assignee: Applied Micro Circuits CorporationInventors: Yehuda Azenkot, Timothy P. Walker
-
Publication number: 20150098469Abstract: A system and method are provided for performing transmission control protocol segmentation on a server on a chip using coprocessors on the server chip. A system processor manages the TCP/IP stack and prepares a large (64 KB) single chunk of data to be sent out via a network interface on the server on a chip. The system software processes this and calls the interface device driver to send the packet out. The device driver, instead of sending the packet out directly on the interface, calls a coprocessor interface and delivers some metadata about the chunk of data to the interface. The coprocessor segments the chunk of data into a maximum transmission unit size associated with the network interface and increments a sequential number field in the header information of each packet before sending the segments to the network interface.Type: ApplicationFiled: October 3, 2013Publication date: April 9, 2015Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventors: Keyur Chudgar, Kumar Sankaran
-
Publication number: 20150095610Abstract: Providing for address translation in a virtualized system environment is disclosed herein. By way of example, a memory management apparatus is provided that comprises a shared translation look-aside buffer (TLB) that includes a plurality of translation types, each supporting a plurality of page sizes, one or more processors, and a memory management controller configured to work with the one or more processors. The memory management controller includes logic configured for caching virtual address to physical address translations and intermediate physical address to physical address translations in the shared TLB, logic configured to receive a virtual address for translation from a requester, logic configured to conduct a table walk of a translation table in the shared TLB to determine a translated physical address in accordance with the virtual address, and logic configured to transmit the translated physical address to the requester.Type: ApplicationFiled: December 10, 2013Publication date: April 2, 2015Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventor: Amos Ben-Meir
-
Patent number: 8989283Abstract: A transceiver architecture can contain an encoder and a decoder for communicating high speed transmissions. The encoder can modulate signal data for being mapped in a constellation that is generated based on concatenations of a leech lattice having binary and non-binary codes. The data can be transmitted at a high speed according to the constellation with an embedded leech lattice configuration in order to generate a coding gain. A decoder operates to decode the received input signal data with a decreased latency or a minimal latency with a high spectral efficiency.Type: GrantFiled: August 22, 2014Date of Patent: March 24, 2015Assignee: Applied Micro Circuits CorporationInventor: Dariush Dabiri
-
Patent number: 8990473Abstract: Systems and methods are provided that facilitate memory storage in a memory device. The system contains a memory controller and a memory array communicatively coupled to the memory controller. The memory controller sends commands to the memory array and the memory array writes or retrieves data contained therein based upon the command. The memory controller can monitor multiple banks and manage bank activations. Accordingly, memory access overhead can be reduced and memory devices can be more efficient.Type: GrantFiled: October 4, 2012Date of Patent: March 24, 2015Assignee: Applied Micro Circuits CorporationInventor: Kjeld Svendsen
-
Publication number: 20150078406Abstract: Various aspects provide for mapping a plurality of signals to generate a combined signal. An aggregation component is configured for generating a combined signal that comprises a higher data rate than a data rate associated with a plurality of signals based on mapped data associated with the plurality of signals. The aggregation component comprises a mapper component. The mapper component is configured for generating the mapped data based on a mapping distribution pattern associated with a generic mapping procedure. In an aspect, a de-aggregation component is configured for recovering the plurality of signals from a pseudo signal transmitted at a data rate of the combined signal. In another aspect, the de-aggregation component comprises a de-mapper component configured for de-mapping the mapped data based on the mapping distribution pattern associated with the generic mapping procedure.Type: ApplicationFiled: September 16, 2013Publication date: March 19, 2015Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventors: Francesco Caggioni, Dimitrios Giannakopoulos
-
Publication number: 20150071311Abstract: Various aspects provide for aggregating a plurality of signals to generate a combined signal. An aggregation component is configured for reformatting a plurality of first signals and combining the plurality of first signals to generate a combined signal that comprises a higher data rate than a data rate associated with the plurality of first signals. A transmitter component is configured for receiving the combined signal and generating one or more data streams based on the combined signal. In an aspect, the aggregation component is additionally configured for reformatting and/or combining the plurality of first signals and at least one second signal to generate the combined signal. In another aspect, a receiver component is configured for generating a pseudo signal at a data rate of the combined signal. In yet another aspect, a de-aggregation component is configured for recovering the plurality of first signals and/or the at least one second signal from the pseudo signal.Type: ApplicationFiled: September 9, 2013Publication date: March 12, 2015Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventors: Francesco Caggioni, Dimitrios Giannakopoulos
-
Publication number: 20150067381Abstract: Discrete time compensation mechanisms include a channel component configured for determining which channel of a plurality of channels to process time slots of sampled data that are time stamped in a discrete time and processing the time slots of the sampled data to the plurality of channels. A common channel clock component is configured for time stamping the time slots of the sampled data in the discrete time domain that is faster than a non-discrete reference time stamp of continuous data from which the time slots are sampled from and for processing the sampled data through the plurality of channels faster than the continuous data is being received. Compensations for one or more gaps are generated based on a set of predetermined criteria and a corrected time stamp is applied to the sampled data for processing among different processing channels.Type: ApplicationFiled: September 3, 2013Publication date: March 5, 2015Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventors: Stacy Nichols, Sameer Gandhi, Burt Christian
-
Patent number: 8972806Abstract: Providing for testing of digital sequencing components of an integrated chip is described herein. By way of example, self-test procedures are provided for unidirectional integrated chips that have different sequence generation (e.g., transmission) and sequence monitoring (e.g., receiving) frequencies. A test logic component(s) can be added to an integrated chip to match the sequence generation frequency to the sequence monitoring frequency. This can facilitate self-testing of unidirectional sequence generating components, by modifying a generated sequence at a first datarate to be receivable at a second datarate, and directing the modified sequence to sequence monitoring components of the integrated chip configured to operate at the second datarate.Type: GrantFiled: October 18, 2012Date of Patent: March 3, 2015Assignee: Applied Micro Circuits CorporationInventor: Glen Miller
-
Patent number: 8964452Abstract: Providing for improved write processes of a semiconductor memory are disclosed herein. By way of example, a programmable write assist can be provided that includes partially discharging a supply voltage applied to a memory cell. Partially discharging the supply voltage can improve write speeds to the memory cell, as well as improve reliability of the write process. A write assist circuit can cause the discharging in response to a resistance-modulated signal. Moreover, the resistance-modulated signal can be configured to control an amount or speed of the discharging of the supply voltage. Further, modulation control can be provided to mitigate discharging of the supply voltage beyond a target level, to reduce data loss in a target data cell or an adjacent data cell.Type: GrantFiled: December 26, 2012Date of Patent: February 24, 2015Assignee: Applied Micro Circuits CorporationInventors: Jason T. Su, Bin Liang
-
Patent number: 8964890Abstract: A circuit and method perform adaptive spectral enhancement at a frequency ?1 (also called “fundamental” frequency) on an input signal y which includes electromagnetic interference (EMI) at an unknown frequency, to generate a fundamental-enhanced signal ?1 (or its complement). The fundamental-enhanced signal ?1 (or complement) is thereafter used in a notching circuit (also called “fundamental notching” circuit) to generate a fundamental-notched signal y-?1. The fundamental-notched signal y-?1is itself enhanced to generate a harmonic-enhanced signal ?2 that is used to notch the fundamental-notched signal y-?1again, in one or more additional notching circuits that are connected in series with the fundamental notching circuit. The result (“cascaded-harmonic-notched” signal) is relatively free of EMI noise (fundamental and harmonics), and is used as an error signal for an adaptation circuit that in turn identifies the fundamental frequency ?1.Type: GrantFiled: June 5, 2013Date of Patent: February 24, 2015Assignee: Applied Micro Circuits CorporationInventors: Dariush Dabiri, Maged F. Barsoum
-
Publication number: 20150052286Abstract: Systems and methods are provided that facilitate retrieval of a hash index in an electronic device. The system contains an addressing component that generates a hash index as a function of an exclusive-or identity. The addressing component can retrieve the hash index as a function of a tag value. Accordingly, required storage area can be reduced and electronic devices can be more efficient.Type: ApplicationFiled: August 15, 2013Publication date: February 19, 2015Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventor: Kjeld Svendsen
-
Publication number: 20150049847Abstract: Techniques for fast filtering for a transceiver are presented. A multidimensional filter processor component (MDFPC) can perform configurations and adaptations of multiple digital filters of a transceiver. The MDFPC can treat multiple, separate filters of a transceiver as a single larger multidimensional filter, and jointly update the multiple filters in a single adaptation operation instead of performing multiple adaptation operations on multiple filters. To facilitate multidimensional filter adaptation, the MDFPC can manage respective cross-correlations associated with the inputs of the filters. The MDFPC can facilitate multidimensional filter adaptation by performing multidimensional filter adaptation in the frequency domain, wherein the adaptation can be performed in parallel for multiple frequency sub-channels.Type: ApplicationFiled: August 13, 2013Publication date: February 19, 2015Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventor: Moshe Malkin
-
Patent number: 8949581Abstract: A load scheduler capable of limited issuing of out of order load instruction is disclosed. The load scheduler uses a max skipping threshold which limits the number of skipping load instructions and a max skipped threshold which limits the number of skipped load instructions. An address tag for a skipping instruction is stored in a skipping load instruction tracking unit when a skipping load instruction is issued. When a skipped load instruction issues, the address tag of the skipped load instruction is compared to the address tag of the skipping instruction to determine if a hazard from the out of order issuing of the skipping load instruction caused a hazard and must be flushed.Type: GrantFiled: May 9, 2011Date of Patent: February 3, 2015Assignee: Applied Micro Circuits CorporationInventors: Matthew W. Ashcraft, John Gregory Favor
-
Publication number: 20150032794Abstract: Provided is an end-to-end flow control management for a system on chip interface. As tokens are injected into agents arranged in a computer network, the input point for the token is dynamically changed such that tokens are not always injected into the same agent. Additionally or alternatively, as tokens are injected into a token ring, the tokens are initially not activated until a predetermined event occurs (e.g., after a specific number of hops). Additionally or alternatively, also provided is a free pool manager that can keep at least some high priority slots available by consuming lower priority slots first.Type: ApplicationFiled: July 29, 2013Publication date: January 29, 2015Applicant: APPLIED MICRO CIRCUITS CORPORATIONInventors: Millind Mittal, Phil Mitchell
-
Patent number: 8918791Abstract: A hardware-based method is provided for allocating shared resources in a system-on-chip (SoC). The SoC includes a plurality of processors and at least one shared resource, such as an input/output (IO) port or a memory. A queue manager (QM) includes a plurality of input first-in first-out memories (FIFOs) and a plurality of output FIFOs. A first application writes a first request to access the shared resource. A first application programming interface (API) loads the first request at a write pointer of a first input FIFO associated with the first processor. A resource allocator reads the first request from a read pointer of the first input FIFO, generates a first reply, and loads the first reply at a write pointer of a first output FIFO associated with the first processor. The first API supplies the first reply, from a read pointer of the first output FIFO, to the first application.Type: GrantFiled: March 10, 2011Date of Patent: December 23, 2014Assignee: Applied Micro Circuits CorporationInventors: Keyur Chudgar, Vinay Ravuri, Kumar Sankaran
-
Patent number: 8917997Abstract: An optical system and method disclosed include a first lens component and a second lens component within the receive path or the transmit path. The first lens component includes at least two aspheric surfaces that oppose one another and generate a collimated beam channel. The second lens component generates a converging beam and magnifies the converging beam with a magnification factor that is different from a magnification factor in the other path, either the receive path or the transmit path. The receive path and the transmit path include symmetrical lengths and asymmetrical magnification factors.Type: GrantFiled: October 5, 2012Date of Patent: December 23, 2014Assignees: Applied Micro Circuits Corporation, Volex PLCInventor: Benoit Sevigny
-
Patent number: 8907691Abstract: A system and method are provided for testing an integrated circuit (IC) using thermally induced noise analysis. The method provides an IC die and supplies electrical power to the IC die. The IC die surface is scanned with a laser, and the laser beam irradiated locations on the IC die surface are tracked. The laser scanning heats active electrical elements underlying the scanned IC die surface. A frequency response of an IC die electrical interface is measured and correlated to irradiated locations. IC die defect regions are determined in response to identifying location-correlated frequency measurements exceeding a noise threshold. For example, a frequency measurement may be correlated to a die surface location, and if frequency measurement exceeds the noise threshold, then circuitry underlying that surface area may be identified as defective. Typically, die defect regions are associated with measurements in the frequency range between about 1 Hertz and 10 kilohertz.Type: GrantFiled: June 24, 2009Date of Patent: December 9, 2014Assignee: Applied Micro Circuits CorporationInventor: Joseph Martin Patterson
-
Patent number: 8906728Abstract: A photodetector with a bandwidth-tuned cell structure is provided. The photodetector is fabricated from a semiconductor substrate that is heavily doped with a first dopant. A plurality of adjoining cavities is formed in the semiconductor substrate having shared cell walls. A semiconductor well is formed in each cavity, moderately doped with a second dopant opposite in polarity to the first dopant. A layer of oxide is grown overlying the semiconductor wells and an annealing process is performed. Then, metal pillars are formed that extend into each semiconductor well having a central axis aligned with an optical path. A first electrode is connected to the metal pillar of each cell, and a second electrode connected to the semiconductor substrate. The capacitance between the first and second electrodes decreases in response to forming an increased number of semiconductor wells with a reduced diameter, and forming metal pillars with a reduced diameter.Type: GrantFiled: February 3, 2014Date of Patent: December 9, 2014Assignees: Applied Micro Circuits Corporation, Volex PLCInventors: Subhash Roy, Igor Zhovnirovsky, Sergey Vinogradov