Patents Examined by Sheikh Maruf
-
Patent number: 11824117Abstract: An oxide semiconductor transistor includes: an insulating substrate including a trench; a gate electrode in the trench; an oxide semiconductor layer on a surface of the insulating substrate, the surface exposed through the trench; and a ferroelectric layer between the gate electrode and the oxide semiconductor layer, wherein the oxide semiconductor layer may include a source region and a drain region which are on the insulating substrate outside the trench and are apart from each other with the gate electrode therebetween.Type: GrantFiled: May 5, 2021Date of Patent: November 21, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Kwanghee Lee, Sangwook Kim, Jinseong Heo
-
Patent number: 11824118Abstract: Provided are an electronic device and a method of manufacturing the same. The electronic device includes a ferroelectric crystallization layer between a substrate and a gate electrode and a crystallization prevention layer between the substrate and the ferroelectric crystallization layer. The ferroelectric crystallization layer is at least partially crystallized and includes a dielectric material having ferroelectricity or anti-ferroelectricity. Also, the crystallization prevention layer prevents crystallization in the ferroelectric crystallization layer from being spread toward the substrate.Type: GrantFiled: November 30, 2022Date of Patent: November 21, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jinseong Heo, Sangwook Kim, Yunseong Lee, Sanghyun Jo, Hyangsook Lee
-
Patent number: 11818896Abstract: In some embodiments, the present disclosure relates to an integrated chip that includes a gate electrode arranged over a substrate. A gate dielectric layer is arranged over the gate electrode, and an active structure is arranged over the gate dielectric layer. A source contact and a drain contact are arranged over the active structure. The active structure includes a stack of cocktail layers alternating with first active layers. The cocktail layers include a mixture of a first material and a second material. The first active layers include a third material that is different than the first and second materials. The bottommost layer of the active structure is one of the cocktail layers.Type: GrantFiled: July 26, 2022Date of Patent: November 14, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Rainer Yen-Chieh Huang, Hai-Ching Chen, Chung-Te Lin
-
Patent number: 11817498Abstract: Ferroelectric structures, including a ferroelectric field effect transistors (FeFETs), and methods of making the same are disclosed which have improved ferroelectric properties and device performance. A FeFET device including a ferroelectric material gate dielectric layer and a metal oxide semiconductor channel layer is disclosed having improved ferroelectric characteristics, such as increased remnant polarization, low defects, and increased carrier mobility for improved device performance.Type: GrantFiled: December 7, 2022Date of Patent: November 14, 2023Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Yen-Chieh Huang, Po-Ting Lin, Hai-Ching Chen, Song-Fu Liao, Yu-Ming Lin
-
Patent number: 11818894Abstract: Provided is a memory cell including a channel material contacting a source line and a bit line; a ferroelectric (FE) material contacting the channel material; and a word line contacting the FE material. The FE material is disposed between the channel material and the word line. The word line includes a bulk layer. The bulk layer includes a first metal layer; and a second metal layer. The second metal layer is sandwiched between the first metal layer and the FE material.Type: GrantFiled: August 29, 2021Date of Patent: November 14, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Yu Ling, Katherine H. Chiang, Chung-Te Lin
-
Patent number: 11810956Abstract: In some embodiments, the present disclosure relates to a method for forming an integrated circuit (IC), including forming a first electrode layer having a first metal over a substrate, performing a first atomic layer deposition (ALD) pulse that exposes the first electrode layer to oxygen atoms, exposing the first electrode layer to a first temperature, the first temperature causing the first electrode layer to react with the oxygen atoms to form a seed structure over the first electrode layer, and performing a series of ALD pulses at a second temperature to form a ferroelectric structure over the seed structure. The second temperature is less than the first temperature and the ferroelectric structure is configured to store a data state.Type: GrantFiled: January 6, 2022Date of Patent: November 7, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yen-Chieh Huang, Po-Ting Lin, Song-Fu Liao, Hai-Ching Chen, Chung-Te Lin
-
Patent number: 11804536Abstract: A thin film structure including ferroelectrics and anti-ferroelectrics and a semiconductor device including the same are provided. The thin film structure includes a first anti-ferroelectric layer comprising anti-ferroelectrics, a second anti-ferroelectric layer disposed apart from the first anti-ferroelectric layer and including anti-ferroelectrics, and a ferroelectric layer between the first anti-ferroelectric layer and the second anti-ferroelectric layer and including ferroelectrics.Type: GrantFiled: April 8, 2021Date of Patent: October 31, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jinseong Heo, Taehwan Moon, Seunggeol Nam, Sanghyun Jo
-
Patent number: 11804556Abstract: A selector device may include a first electrode, a tunneling layer, and a ferroelectric layer. The tunneling layer may be between the first electrode and the ferroelectric layer, and a thickness and dielectric constant of the tunneling layer relative to a thickness and dielectric constant of the ferroelectric layer may cause a depolarizing electric field induced in the first tunneling layer to be greater than or approximately equal to an electric field induced in an opposite direction by ferroelectric dipoles in the ferroelectric layer when a voltage is applied across the selector device. The device may also include a second electrode, and the ferroelectric layer may be between the tunneling layer and the second electrode. A seconding layer may also be added between the ferroelectric layer and the second electrode for bipolar selectors.Type: GrantFiled: August 9, 2022Date of Patent: October 31, 2023Assignee: Applied Materials, Inc.Inventor: Milan Pe{hacek over (s)}ić
-
Patent number: 11805657Abstract: A ferroelectric tunnel junction (FTJ) memory device includes a bottom electrode located over a substrate, a top electrode overlying the bottom electrode, and a ferroelectric tunnel junction memory element located between the bottom electrode and the top electrode. The ferroelectric tunnel junction memory element includes at least one ferroelectric material layer and at least one tunneling dielectric layer.Type: GrantFiled: April 14, 2021Date of Patent: October 31, 2023Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Mauricio Manfrini, Sai-Hooi Yeong, Han-Jong Chia, Bo-Feng Young, Chun-Chieh Lu
-
Patent number: 11798989Abstract: Transistor structures and methods of forming transistor structures are provided. The transistor structures include alternating layers of a first epitaxial material and a second epitaxial material. In some embodiments, one of the first epitaxial material and the second epitaxial material may be removed for one of an n-type or p-type transistor. A bottommost layer of the first epitaxial material and the second epitaxial material maybe be removed, and sidewalls of one of the first epitaxial material and the second epitaxial material may be indented or recessed.Type: GrantFiled: June 7, 2022Date of Patent: October 24, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Cheng-Yi Peng, Hung-Li Chiang, Yu-Lin Yang, Chih Chieh Yeh, Yee-Chia Yeo, Chi-Wen Liu
-
Patent number: 11799001Abstract: A transistor and an interconnect structure disposed over the transistor. The interconnect structure includes a first dielectric layer, a first conductive feature in the first dielectric layer, a first etch stop layer (ESL) disposed over the first dielectric layer and the first conductive feature, a dielectric feature disposed in the first ESL, an electrode disposed over the dielectric feature, and a second ESL disposed on the first ESL and the electrode.Type: GrantFiled: May 21, 2021Date of Patent: October 24, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Hsiang Chen, Po-Hsiang Huang, Wen-Sheh Huang, Hsing-Leo Tsai, Chia-En Huang
-
Patent number: 11799291Abstract: Systems and methods for orchestrating the operation of energy-consuming loads, so as to minimize power consumption, are described. In some embodiments, the loads can be HVAC, refrigeration systems, air compressors, and the like, and orchestration is effected either directly or by means of the loads' respective controllers. In some aspects, the controllers can be Smart Thermostats and orchestration is effected through a Cloud-based orchestration platform or “COP.” In certain aspects, a COP uses specifically programmed application programming interfaces, or APIs, to control the operation of a single manufacturer's Smart Thermostats, where the manufacturer provides its own Cloud-based control platform, through which the COP operates. The COP can similarly orchestrate the operation of two or more manufacturers' Smart Thermostats through their respective Cloud-based control platforms. By these and other means, the operation of a variety of energy-consuming loads can be more easily and efficiently orchestrated.Type: GrantFiled: August 11, 2022Date of Patent: October 24, 2023Inventors: Peter Bryan Malcolm, Mark Howard Kerbel, Paul Stidworthy
-
Patent number: 11799030Abstract: A device includes a substrate, gate stacks, source/drain (S/D) features over the substrate, S/D contacts over the S/D features, and one or more dielectric layers over the gate stacks and the S/D contacts. A via structure penetrates the one or more dielectric layers and electrically contacts one of the gate stacks and the S/D contacts. And a ferroelectric (FE) stack is over the via structure and directly contacting the via structure, wherein the FE stack includes an FE feature and a top electrode over the FE feature.Type: GrantFiled: July 7, 2022Date of Patent: October 24, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chia-Hao Chang, Lin-Yu Huang, Han-Jong Chia, Bo-Feng Young, Yu-Ming Lin
-
Patent number: 11791395Abstract: Semiconductor devices and methods of forming the same are provided. A semiconductor device according to the present disclosure includes a first gate electrode, a ferroelectric insulating layer over the first gate electrode, a semiconductor member over the ferroelectric insulating layer, a gate dielectric layer over the semiconductor member, and a second gate electrode over the gate dielectric layer.Type: GrantFiled: July 26, 2022Date of Patent: October 17, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Marcus Johannes Henricus van Dal, Gerben Doornbos, Georgios Vellianitis
-
Patent number: 11791383Abstract: A semiconductor device includes a SiC substrate and a plurality of transistor cells formed in the SiC substrate and electrically connected in parallel to form a transistor. Each transistor cell includes a gate structure including a gate electrode and a gate dielectric stack separating the gate electrode from the SiC substrate. The gate dielectric stack includes a ferroelectric insulator. The transistor has a specified operating temperature range, and the ferroelectric insulator is doped with a doping material such that the Curie temperature of the ferroelectric insulator is in a range above the specified operating temperature range of the transistor. A corresponding method of producing the semiconductor device is also described.Type: GrantFiled: July 28, 2021Date of Patent: October 17, 2023Assignee: Infineon Technologies AGInventors: Saurabh Roy, Thomas Aichinger, Hans-Joachim Schulze
-
Patent number: 11785780Abstract: A semiconductor includes a ferroelectric layer, a first semiconductor layer, a first gate, a second semiconductor layer, a second gate and contact structures. The ferroelectric layer has a first surface and a second surface opposite to the first surface. The first semiconductor layer is disposed on the first surface of the ferroelectric layer. The first gate is disposed on the first semiconductor layer over the first surface. The second semiconductor layer is disposed on the second surface of the ferroelectric layer. The second gate is disposed on the second semiconductor layer over the second surface. The contacts structures are connected to the first semiconductor layer and the second semiconductor layer.Type: GrantFiled: April 12, 2022Date of Patent: October 10, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Gerben Doornbos, Mauricio Manfrini
-
Patent number: 11784252Abstract: A semiconductor device structure is provided. The semiconductor device structure includes a substrate, a first fin structure over the substrate, and a FeFET device over a first region of the substrate. The FeFET includes a first gate stack across the first fin structure. The semiconductor device structure also includes first gate spacer layers alongside the first gate stack, and a ferroelectric layer over the first gate stack. At least a portion of the ferroelectric layer is located between upper portions of the first gate spacer layers and is adjacent to the first gate stack.Type: GrantFiled: May 16, 2022Date of Patent: October 10, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Sai-Hooi Yeong, Chi-On Chui, Chien-Ning Yao
-
Patent number: 11776818Abstract: An apparatus, semiconductor device and method of manufacture are presented, wherein a hard mask layer and one or more etch stop layers are etched in an etching chamber. In an embodiment the semiconductor device is placed on a mounting platform at a first height and an etch process is performed, then the semiconductor device is moved to a second height within the chamber and a second etch process is performed, with the rotational speed of the semiconductor device reduced during movements in order to reduce the chance of cross contamination.Type: GrantFiled: April 19, 2021Date of Patent: October 3, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Wan Hsuan Hsu, Jao Sheng Huang, Yen-Chiu Kuo, Yu-Li Cheng, Ya Tzu Chen, Neng-Jye Yang, Chun-Li Chou
-
Patent number: 11777018Abstract: Layout to reduce current crowding at endpoints. At least one example is a semiconductor device comprising: an emitter region defining an inner boundary in the shape of an obround with parallel sides, and the obround having hemispherical ends each having a radius; a base region having a first end, a second end opposite the first end, and base length, the base region disposed within the obround with the base length parallel to and centered between the parallel sides, the first end spaced apart from the first hemispherical end by a first gap greater than the radius, and the second end spaced apart from the second hemispherical ends by a second gap greater than the radius.Type: GrantFiled: November 10, 2021Date of Patent: October 3, 2023Assignee: IDEAL POWER INC.Inventors: Richard A. Blanchard, Alireza Mojab
-
Patent number: 11769815Abstract: The present disclosure relates to an integrated circuit (IC) chip including a memory cell with a carrier barrier layer for threshold voltage tuning. The memory cell may, for example, include a gate electrode, a ferroelectric structure, and a semiconductor structure. The semiconductor structure is vertically stacked with the gate electrode and the ferroelectric structure, and the ferroelectric structure is between the gate electrode and the semiconductor structure. A pair of source/drain electrodes is laterally separated and respectively on opposite sides of the gate electrode, and a carrier barrier layer separates the source/drain electrodes from the semiconductor structure.Type: GrantFiled: May 13, 2021Date of Patent: September 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Rainer Yen-Chieh Huang, Hai-Ching Chen, Yu-Ming Lin, Chung-Te Lin