Patents Examined by Sheikh Maruf
-
Patent number: 11515309Abstract: A process includes (a) providing a semiconductor substrate having a planar surface; (b) forming a plurality of thin-film layers above the planar surface of the semiconductor substrate, one on top of another, including among the thin-film layers first and second isolation layers, wherein a significantly greater concentration of a first dopant specie is provided in the first isolation layer than in the second isolation layer; (c) etching along a direction substantially orthogonal to the planar surface through the thin-films to create a trench having sidewalls that expose the thin-film layers; (d) depositing conformally a semiconductor material on the sidewalls of the trench; (e) annealing the first isolation layer at a predetermined temperature and a predetermined duration such that the first isolation layer act as a source of the first dopant specie which dopes a portion of the semiconductor material adjacent the first isolation layer; and (f) selectively etching the semiconductor material to remove the dopedType: GrantFiled: December 17, 2020Date of Patent: November 29, 2022Assignee: SUNRISE MEMORY CORPORATIONInventors: Vinod Purayath, Jie Zhou, Wu-Yi Henry Chien, Eli Harari
-
Patent number: 11508755Abstract: The present disclosure relates to an integrated circuit (IC) in which a memory structure comprises a ferroelectric structure without critical-thickness limitations. The memory structure comprises a first electrode and the ferroelectric structure. The ferroelectric structure is vertically stacked with the first electrode and comprises a first ferroelectric layer, a second ferroelectric layer, and a first restoration layer. The second ferroelectric layer overlies the first ferroelectric layer, and the first restoration layer is between and borders the first and second ferroelectric layers. The first restoration layer is a different material type than that of the first and second ferroelectric layers and is configured to decouple crystalline lattices of the first and second ferroelectric layers so the first and second ferroelectric layers do not reach critical thicknesses.Type: GrantFiled: February 25, 2021Date of Patent: November 22, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Rainer Yen-Chieh Huang, Hai-Ching Chen, Chung-Te Lin
-
Patent number: 11501812Abstract: A semiconductor device including a capacitor, with a memory film isolating a first electrode from a contact, formed over a transistor and methods of forming the same are disclosed. In an embodiment, a semiconductor device includes a gate stack over a semiconductor substrate; a capacitor over the gate stack, the capacitor including a first electrode extending along a top surface of the gate stack, the first electrode being U-shaped; a first ferroelectric layer over the first electrode; and a second electrode over the first ferroelectric layer, a top surface of the second electrode being level with a top surface of the first ferroelectric layer, and the top surface of the first ferroelectric layer and the top surface of the second electrode being disposed further from the semiconductor substrate than a topmost surface of the first electrode.Type: GrantFiled: November 16, 2020Date of Patent: November 15, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chenchen Jacob Wang, Sai-Hooi Yeong, Chi On Chui, Yu-Ming Lin
-
Patent number: 11502106Abstract: A semiconductor device is provided, which includes a multi-layered substrate having an interposed polymeric film and a device layer arranged over the multi-layered substrate.Type: GrantFiled: February 11, 2020Date of Patent: November 15, 2022Assignee: GlobalFoundries U.S. Inc.Inventors: Benjamin Vito Fasano, Koushik Ramachandran, Ian Douglas Walter Melville, Sarah Huffsmith Knickerbocker, Jorge Lubguban
-
Patent number: 11489041Abstract: A semiconductor device according to an embodiment may include a board, an insulation layer disposed on the board, a threshold voltage control layer disposed on the insulation layer, a first semiconductor layer disposed on the threshold voltage control layer, and a second semiconductor layer disposed on the threshold voltage control layer to cover a portion of the first semiconductor layer. A negative differential resistance device according to an embodiment has an advantageous effect in that the gate voltage enables a peak voltage to be freely controlled within an operation range of the device by forming the threshold voltage control layer.Type: GrantFiled: June 30, 2020Date of Patent: November 1, 2022Assignee: Research & Business Foundation Sungkyunkwan UniversityInventors: Jin Hong Park, Kil Su Jung, Keun Heo, Sung Jun Kim
-
Patent number: 11467567Abstract: A method and a system for developing semiconductor device fabrication processes are provided. The developments of vertical and lateral semiconductor device fabrication processes can be integrated in the system. First, according to a target semiconductor device and a specification thereof, an initial target model and a general database are captured. The initial target model and the general database are compared to obtain a corresponding relationship. According to the corresponding relationship, multiple fixed fabrication parameters of the general database are applied to the initial target model, such that at least one adjustable parameter is defined. Thereafter, the parameter is set according to a setting instruction received through a user interface to produce a target model to be simulated. A simulation test is performed with the target model, and the adjustable parameter is modified until the simulation result of the target model satisfies a standard result.Type: GrantFiled: June 28, 2021Date of Patent: October 11, 2022Assignee: AICP TECHNOLOGY CORPORATIONInventor: Kei-Kang Hung
-
Patent number: 11448411Abstract: Systems and methods for orchestrating the operation of energy-consuming loads, so as to minimize power consumption, are described. In some embodiments, the loads can be HVAC, refrigeration systems, air compressors, and the like, and orchestration is effected either directly or by means of the loads' respective controllers. In some aspects, the controllers can be Smart Thermostats and orchestration is effected through a Cloud-based orchestration platform or “COP.” In certain aspects, a COP uses specifically programmed application programming interfaces, or APIs, to control the operation of a single manufacturer's Smart Thermostats, where the manufacturer provides its own Cloud-based control platform, through which the COP operates. The COP can similarly orchestrate the operation of two or more manufacturers' Smart Thermostats through their respective Cloud-based control platforms. By these and other means, the operation of a variety of energy-consuming loads can be more easily and efficiently orchestrated.Type: GrantFiled: August 6, 2020Date of Patent: September 20, 2022Inventors: Peter Bryan Malcolm, Mark Howard Kerbel, Paul Stidworthy
-
Patent number: 11444025Abstract: A transistor includes a gate, a channel layer, a gate insulation layer, a passivation layer, a liner, a first signal line, and a second signal line. The first signal line is embedded in the passivation layer to form a first via in the passivation layer and overlapping the channel layer. The second signal line is embedded in the passivation layer to form a second via in the passivation layer overlapping the channel layer. The second signal line is in contact with the channel layer. The liner includes an insulation region and a conductive region connected with the insulation region. The insulation region is disposed over the passivation layer and on sidewalls of the first via. The conductive region is disposed under a bottom of the first via and connected with the channel layer. The first signal line is electrically connected with the channel layer through the conductive region.Type: GrantFiled: January 25, 2021Date of Patent: September 13, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Wei Li, Yu-Ming Lin, Mauricio Manfrini, Sai-Hooi Yeong
-
Patent number: 11437543Abstract: The present invention discloses a quantum rod light emitting diode device, including a substrate, and a cathode, an electron functional layer, a light emitting layer, a hole functional layer and an anode sequentially stacked on the substrate. The light emitting layer includes quantum rods disposed therein. The quantum rods are oriented along a same direction. The light emitting layer of the quantum rod light emitting diode device of the present invention include the oriented quantum rods to change incident light into polarized light, which enhances transmittance of polarized light.Type: GrantFiled: November 13, 2019Date of Patent: September 6, 2022Assignee: TCL China Star Optoelectronics Technology Co., Ltd.Inventor: Lixuan Chen
-
Patent number: 11437243Abstract: A mask material for plasma dicing, which is used in a plasma step, whose surface roughness Rz at the surface side that does not touch with an adherend is from 0.1 ?m to 1.5 ?m; a mask-integrated surface protective tape; and a method of producing a semiconductor chip.Type: GrantFiled: June 13, 2019Date of Patent: September 6, 2022Assignee: FURUKAWA ELECTRIC CO., LTD.Inventors: Takuya Nishikawa, Akira Akutsu
-
Patent number: 11430785Abstract: Three-dimensional (3D) memory devices and methods for forming the same are provided. In an example, a method for forming a 3D memory device includes forming a first semiconductor structure including a peripheral circuit, a data processing circuit, and a first bonding layer including a plurality of first bonding contacts. The method also includes forming a second semiconductor structure including an array of 3D NAND memory strings and a second bonding layer including a plurality of second bonding contacts. The method further includes bonding the first semiconductor structure and the second semiconductor structure in a face-to-face manner, such that the first bonding contacts are in contact with the second bonding contacts at a bonding interface.Type: GrantFiled: November 21, 2020Date of Patent: August 30, 2022Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Shengwei Yang, Zhongyi Xia, Kun Han
-
Patent number: 11430881Abstract: The present disclosure relates to a polysilicon-diode triggered compact silicon controlled rectifier. In particular, the present disclosure relates to a structure including a silicon controlled rectifier (SCR) which includes an n-well adjacent and in direct contact with a p-well, the SCR includes at least one shallow trench isolation (STI) region, and at least one polysilicon diode on top of the at least one STI region.Type: GrantFiled: March 5, 2020Date of Patent: August 30, 2022Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Anindya Nath, Alain F. Loiseau
-
Patent number: 11417790Abstract: A photodetector having a small form factor and having high detection efficiency with respect to both visible light and infrared rays may include a first electrode, a collector layer on the first electrode, a tunnel barrier layer on the collector layer, a graphene layer on the tunnel barrier layer, an emitter layer on the graphene layer, and a second electrode on the emitter layer. The photodetector may be included in an image sensor. An image sensor may include a substrate, an insulating layer on the substrate, and a plurality of photodetectors on the insulating layer. The photodetectors may be aligned with each other in a direction extending parallel or perpendicular to a top surface of the insulating layer. The photodetector may be included in a LiDAR system.Type: GrantFiled: April 2, 2018Date of Patent: August 16, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Sanghyun Jo, Jaeho Lee, Haeryong Kim, Hyeonjin Shin
-
Patent number: 11411125Abstract: A selector device may include a first electrode, a tunneling layer, and a ferroelectric layer. The tunneling layer may be between the first electrode and the ferroelectric layer, and a thickness and dielectric constant of the tunneling layer relative to a thickness and dielectric constant of the ferroelectric layer may cause a depolarizing electric field induced in the first tunneling layer to be greater than or approximately equal to an electric field induced in an opposite direction by ferroelectric dipoles in the ferroelectric layer when a voltage is applied across the selector device. The device may also include a second electrode, and the ferroelectric layer may be between the tunneling layer and the second electrode. A second ing layer may also be added between the ferroelectric layer and the second electrode for bipolar selectors.Type: GrantFiled: October 6, 2020Date of Patent: August 9, 2022Assignee: Applied Materials, Inc.Inventor: Milan Pe{hacek over (s)}ić
-
Patent number: 11404570Abstract: A method includes providing a structure having a substrate, gate stacks and source/drain (S/D) features over the substrate, S/D contacts over the S/D features, one or more dielectric layers over the gate stacks and the S/D contacts, and a via structure penetrating the one or more dielectric layers and electrically connecting to one of the gate stacks and the S/D contacts. The method further includes forming a ferroelectric (FE) stack over the structure, wherein the FE stack includes an FE layer and a top electrode layer over the FE layer, wherein the FE stack directly contacts the via structure; and patterning the FE stack, resulting in a patterned FE stack including a patterned FE feature and a patterned top electrode over the patterned FE feature.Type: GrantFiled: July 27, 2020Date of Patent: August 2, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chia-Hao Chang, Lin-Yu Huang, Han-Jong Chia, Bo-Feng Young, Yu-Ming Lin
-
Patent number: 11402590Abstract: The disclosed embodiments relate to an integrated circuit structure and methods of forming them in which photonic devices are formed on the back end of fabricating a CMOS semiconductor structure containing electronic devices. Doped regions associated with the photonic devices are formed using microwave annealing for dopant activation.Type: GrantFiled: July 10, 2020Date of Patent: August 2, 2022Assignee: MICRON TECHNOLOGY, INC.Inventor: Gurtej Sandhu
-
Patent number: 11393934Abstract: This disclosure illustrates a FinFET based dual electronic component that may be used as a capacitor or a resistor and methods to manufacture said component. A FinFET based dual electronic component comprises a fin, source and drain regions, a gate dielectric, and a gate. The fin is heavily doped such that semiconductor material of the fin becomes degenerate.Type: GrantFiled: December 27, 2017Date of Patent: July 19, 2022Assignee: Intel CorporationInventors: Ayan Kar, Kinyip Phoa, Justin S. Sandford, Junjun Wan, Akm A. Ahsan, Leif R. Paulson, Bernhard Sell
-
Patent number: 11393978Abstract: An array of cross point memory cells comprises spaced first lines which cross spaced second lines. Two memory cells are individually between one of two immediately adjacent of the second lines and a same single one of the first lines.Type: GrantFiled: July 16, 2020Date of Patent: July 19, 2022Assignee: Micron Technology, Inc.Inventors: Scott E. Sills, Durai Vishak Nirmal Ramaswamy, Alessandro Calderoni
-
Patent number: 11393724Abstract: In an embodiment, a method includes: forming a first fin extending from a substrate; forming a second fin extending from the substrate, the second fin being spaced apart from the first fin by a first distance; forming a metal gate stack over the first fin and the second fin; depositing a first inter-layer dielectric over the metal gate stack; and forming a gate contact extending through the first inter-layer dielectric to physically contact the metal gate stack, the gate contact being laterally disposed between the first fin and the second fin, the gate contact being spaced apart from the first fin by a second distance, where the second distance is less than a second predetermined threshold when the first distance is greater than or equal to a first predetermined threshold.Type: GrantFiled: February 8, 2021Date of Patent: July 19, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Chieh Wu, Pang-Chi Wu, Kuo-Yi Chao, Mei-Yun Wang, Hsien-Huang Liao, Tung-Heng Hsieh, Bao-Ru Young
-
Patent number: 11380783Abstract: A semiconductor device includes a substrate and a fin feature over the substrate. The fin feature includes a first portion of a first semiconductor material and a second portion of a second semiconductor material disposed over the first portion. The second semiconductor material is different from the first semiconductor material. The semiconductor device further includes a semiconductor oxide feature disposed on sidewalls of the first portion and a gate stack disposed on the fin feature. The gate stack includes an interfacial layer over a top surface and sidewalls of the second portion and a gate dielectric layer over the interfacial layer and sidewalls of the semiconductor oxide feature. A portion of the gate dielectric layer is below the interfacial layer.Type: GrantFiled: October 12, 2020Date of Patent: July 5, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Kuo-Cheng Chiang, Carlos H. Diaz, Chih-Hao Wang, Zhiqiang Wu