Abstract: The present disclosure relates to a detection circuit for detecting oscillations of a regulated supply signal. The detection circuit includes a filter circuit to filter the regulated supply signal in order to obtain a filtered supply signal. A peak value detector circuit is designed to detect an extremum of the filtered supply signal. A comparator circuit is designed to compare the detected extreme value with a threshold value and to indicate an understepping or exceedance of the threshold value.

Abstract: An electronic component handling apparatus handles a DUT and includes: an acquiring device that acquires current three-dimensional shape data of a DUT container having a plurality of accommodating portions each capable of accommodating the DUT; and a computer device that: calculates a first correction amount from the current three-dimensional shape data and corrects the current three-dimensional shape data based on the first correction amount; extracts, from the corrected three-dimensional shape data, at least one of a height and a slope of each of predetermined regions of the DUT container; and determines an accommodation state of the DUT based on an extraction result. The first correction amount represents at least one of a movement amount and a rotation amount in a planar direction of the current three-dimensional shape data with respect to an initial state of the DUT container set in advance.

Abstract: A system comprises first and second Hall-effect sensors and an amplifier. The first Hall-effect sensor has a first bias current direction parallel to a first direction, a pair of first bias input terminals spaced along the first direction, and a pair of first sense output terminals spaced along an orthogonal second direction. The second Hall-effect sensor has a second bias current direction parallel to the second direction, a pair of second bias input terminals spaced along the second direction, and a pair of second sense output terminals connected out of phase with the first sense terminals. The amplifier has a pair of amplifier input terminals coupled to the first and second sense terminals.

Abstract: The present invention discloses an AC impedance measurement circuit with a calibration function, which is characterized in that only one calibration impedance is needed, associated with a switch circuit. Based on the measurement results of the two calibration modes, an equivalent impedance of the switch circuit, circuit gain and phase offset can be calculated. Based on the above results, the equivalent impedance of the internal circuit is deducted from the measurement result of the measurement mode to accurately calculate an AC conductance and a phase of the AC conductance for impedance to be measured. In addition, by adjusting a phase difference between an input sine wave signal and a sampling clock signal, impedance of the same phase and impedance of the quadrature phase can be obtained, respectively, and the AC impedance and phase angle of the impedance to be measured can be calculated.

Abstract: A semiconductor IC device comprises a timing circuit to transfer a timing signal, the timing circuit being configured to receive a first test signal and to effect a delay in the timing signal in response to the first test signal, the first test signal including a first timing event. The semiconductor IC device further comprises an interface circuit configured to transfer the data signal in response to the timing signal, the interface circuit being further configured to receive a second test signal and to effect a delay in the data signal in response to the second test signal, the second test signal including a second timing event that is related to the first timing event according to a test criterion.

Abstract: Semiconductor devices that include test circuitry to measure internal signal wire propagation delays during memory access operations, and circuity configured to store delay information that is used to configure internal delays based on the measured internal signal propagation circuit delays. The semiconductor device includes a test circuit configured to measure a signal propagation delay between a command decoder and a bank logic circuit based on time between receipt of a test command signal directly from the command decoder and a time of receipt of the test command signal routed through the bank logic circuit.

Abstract: A wafer inspection system is provided. The wafer inspection system comprises: a transfer region in which a transfer device is arranged; an inspection region in which test heads for inspecting a substrate are arranged; and a maintenance region in which the test heads are maintained. The inspection region is located between the transfer region and the maintenance region, a plurality of inspection rooms accommodating the test heads are adjacent to each other in the inspection region, and the test heads are configured to be unloaded from the inspection region to the maintenance region.

Abstract: Herein disclosed are a wafer, a wafer testing system, and a method thereof. Said wafer testing method comprises the following steps. First, an incident light is provided toward a wafer. And, a wafer surface image corresponded to the wafer is generated. Then, determining whether the wafer surface image has a plurality of first strips and a plurality of second strips, and the plurality of first strips and the plurality of second strips are symmetrical. When the wafer surface image has the plurality of first strips and the plurality of second strips, and the plurality of first strips and the plurality of second strips are symmetrical, a qualified signal corresponded to the wafer is provided.

Abstract: Described here are systems and methods for mitigating or otherwise removing the effects of short-term magnetic field instabilities caused by oscillations of the cold head in a cryogen-free magnet system used for magnetic resonance systems, such as magnetic resonance imaging (“MRI”) systems, nuclear magnetic resonance (“NMR”) systems, or the like.

Abstract: A board-like connector, a dual-ring bridge of a board-like connector, and a wafer testing assembly are provided. The board-like connector includes a plurality of dual-ring bridges spaced apart from each other and an insulating layer. Each of the dual-ring bridges includes two carrying rings, two cantilevers respectively extending from and being coplanar with the two carrying rings, two abutting columns respectively extending from the two cantilevers along two opposite directions, and a bridging segment that connects the two carrying rings. The insulating layer connects the two carrying rings of the dual-ring bridges, and the two abutting columns of the dual-ring bridges respectively protrude from two opposite sides of the insulating layer. The two abutting columns of each of the dual-ring bridges are configured to be respectively abutted against two boards.

Abstract: A system includes a signal generator, configured to pass a generated signal, which has two different generated frequencies, through a circuit including an intrabody electrode. The system further includes a processor, configured to identify, while the generated signal is passed through the circuit, a derived frequency, which is derived from the generated frequencies, on the circuit, and to generate, in response to identifying the derived frequency, an output indicating a flaw in the electrode. Other embodiments are also described.

Abstract: A system for distribution transformer monitoring may comprise a distribution transformer that includes a transformer fluid tank, a monitoring unit that includes a plurality of sensors, wherein the monitoring unit is coupled to the distribution transformer, and wherein the plurality of sensors comprises a fluid sensor that includes a sensor probe that extends out of the monitoring unit into the transformer fluid tank of the distribution transformer, and a communication unit coupled to the distribution transformer and communicatively coupled to the monitoring unit. The monitoring unit may further comprises a sensor module to receive sensor data from the plurality of sensors, a storage module to store the sensor data in an internal data storage device of the monitoring unit, an analysis module to analyze the sensor data to determine generated data, and a communication module to communicate the sensor data or the generated data to a remote computing device.

Abstract: A current sensor includes a battery terminal portion that is conductive and is fastened to a battery post; a shunt resistor for current detection, which is formed in a plate shape and is electrically connected to the battery terminal portion; and a circuit board that is formed in a plate shape and is electrically connected to the shunt resistor, in which the shunt resistor is erected on a main surface of the circuit board. With this configuration, since the shunt resistor and the circuit board can be arranged so as not to face each other and not confront each other, the influence of heat generated by the shunt resistor can be suppressed.

Abstract: A low-noise current sensor enables large dynamic range current measurements of alternating and direct current flows. The current sensor includes a first substrate, a first conductor, a magnetic flux conductor comprising a first portion orthogonal to the first conductor and a second portion, the second portion penetrating the first substrate, an inductive sensor comprising a first plurality of loops around the second portion of the magnetic flux conductor on the first substrate, wherein the first plurality of loops is orthogonal to the second portion of the magnetic flux conductor, and a Faraday cage that encloses the first plurality of loops and separates the first plurality of loops from the first conductor.

Abstract: A Multi-Phase Simulation Environment (“MPSE”) is provided which simulates the conductor current and voltage or electric field of multiple phases of an electrical power distribution network to one or more sensing or measuring devices and includes independent control of wireless network connectivity for each sensing or measuring device, independent control of GPS RF to each device, and interface to a back-end analytics and management system.

Abstract: An apparatus for thermal control of a device under test (DUT) includes a cooling structure operable to provide cooling, the cooling structure operable to inlet cooling material via an inlet port thereof and operable to outlet cooling material via an outlet port thereof, a variable thermal conductance material (VTCM) layer disposed on a surface of the cooling structure, and a heater layer operable to generate heat based on an electronic control, and wherein the VTCM layer is operable to transfer cooling from the cooling structure to the heater layer. A thermal interface material layer is disposed on the heater layer. The thermal interface material layer is operable to provide thermal coupling and mechanical compliance with respect to the DUT. The apparatus includes a compression mechanism for providing compression to the VTCM layer to vary a thermal conductance of the VTCM layer. The compression mechanism is also for decoupling the VTCM layer from the heater layer.

Abstract: A measuring circuit for determining the magnitude of a current flowing through a conductor, the measuring circuit having an input terminal pair that can be connected to the current transformer with a first switch, which connects a measuring resistor between the input terminals in a current measuring position, and which, in a voltage measuring position, separates the measuring resistor from at least one of the input terminals, and having an output terminal pair, at which, alternatively, a voltage-dependent measuring voltage present at the input terminal pair or a current-dependent measuring voltage present at a first measuring point of the measuring resistor can be tapped. The measuring circuit includes a changeover switch which can be switched synchronously with the switch. The changeover switch is used to connect an output terminal to the first measuring point in the current measuring position, and to the second measuring point in the voltage measuring position.

Abstract: The subject disclosure relates to a system and method for testing units-under-test (UUT) with a thermal shock. The thermal shock testing system can include a chamber having an inlet and an outlet, the chamber being configured to provide a thermal shock to a unit-under-test (UUT), a pump configured to fluidly connect to the inlet of the chamber and direct a temperature controlled liquid through a channel embedded in the chamber, and a boiler and a chiller fluidly connected to the pump, the temperature of the liquid being controlled by at least one valve configured to alternatively direct hot or cold fluid to the inlet of the chamber.

Abstract: A test board includes a board substrate, a connector at a side of the board substrate, a plurality of device-under-test (DUT) boards which are connected to the board substrate and on which semiconductor devices are mounted as DUTs, and a plurality of DC-DC converters connected to the plurality of DUT boards. The plurality of DC-DC converters convert an input voltage supplied thereto via the connector into operating voltages, and provide the operating voltages to the semiconductor devices on the plurality of DUT boards corresponding thereto. The operating voltages are substantially the same.

Abstract: A current sensor configured to measure a current value of a current flowing through each of a first conductor, a second conductor, and a third conductor, the current sensor comprising: first to third magnetic detection units provided with detection surfaces and configured to output first to third detection result; first to third amplification factor correction units configured to correct first to third amplification factors set in advance based on an ambient temperature; first to third amplifiers configured to amplify the detection results based on the corrected amplification factors and output the amplified detection results as amplified signals; first to third influence degree correction units indicating influence degrees of the magnetic fields generated by the current flowing through the conductors; and first to third correction units configured to correct the amplified signals based on the corrected influence degrees and the amplified signals.