With Contact Or Metallization Configuration To Reduce Parasitic Coupling (e.g., Separate Ground Pads For Different Parts Of Integrated Circuit) Patents (Class 257/503)
-
Patent number: 8928109Abstract: A semiconductor device is disclosed, which includes first and second power supply pads supplied with first and second power voltages, respectively, a first protection circuit coupled between the first and second power supply pads, and an internal circuit including a first power line and a plurality of transistors electrically coupled to the first power line. The first power line includes first and second portions, and the first portion is electrically connected to the first power supply pad. The device further includes a second protection circuit coupled between the second portion of the first power line and the second power supply pad.Type: GrantFiled: May 17, 2012Date of Patent: January 6, 2015Assignee: PS4 Luxco S.a.r.l.Inventors: Takashi Ishihara, Hisayuki Nagamine
-
Patent number: 8907429Abstract: A semiconductor device includes a silicon substrate; an element isolation region; an element region including a first well; a contact region; a gate electrode extending from the element region to a sub-region of the element isolation region between the element region and the contact region; a source diffusion region; a drain diffusion region; a first insulating region contacting a lower end of the source diffusion region; a second insulating region contacting a lower end of the drain diffusion region; and a via plug configured to electrically connect the gate electrode with the contact region. The first well is disposed below the gate electrode and is electrically connected with the contact region via the silicon substrate under the sub-region. The lower end of the element isolation region except the sub-region is located lower than the lower end of the first well.Type: GrantFiled: February 15, 2013Date of Patent: December 9, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Eiji Yoshida, Akihisa Yamaguchi
-
Patent number: 8896085Abstract: A semiconductor light-emitting element manufacturing method including: a first step in which a first n-type semiconductor layer is laminated onto a substrate in a first organometallic chemical vapor deposition apparatus; and a second step in which a regrowth layer, a second n-type semiconductor layer, an active layer, and a p-type semiconductor layer are sequentially laminated onto the aforementioned first n-type semiconductor layer in a second organometallic chemical vapor deposition apparatus.Type: GrantFiled: July 9, 2010Date of Patent: November 25, 2014Assignee: Toyoda Gosei Co., Ltd.Inventor: Hiromitsu Sakai
-
Publication number: 20140339674Abstract: A semiconductor device includes: a substrate; a lower wiring on the substrate; an inter-layer insulating film covering the lower wiring; first and second upper wirings on the inter-layer insulating film and separated from each other; and a semi-insulating protective film covering the first and second upper wirings, wherein the protective film is not provided in a region right above the lower wiring and between the first upper wiring and the second upper wiring.Type: ApplicationFiled: July 30, 2014Publication date: November 20, 2014Applicant: Mitsubishi Electric CorporationInventor: Hidenori FUJII
-
Patent number: 8890338Abstract: A chip and a method of fabricating the chip for low cost chip identification circuitry. In one embodiment, a method of manufacturing an integrated circuit includes formation of a multi-level metallization structure including a pad level comprising programming pads. A plurality of active devices are formed on a substrate, and multiple levels of metallization are formed over the active devices, connecting some of the active devices to form programmable circuitry. The programmable circuitry is connected to pairs of programming pads on the bond pad level. Programming pads in some of the pairs are selectively connected to one another by using conductive ink deposited with maskless inkjet printing techniques. The pads are then covered with a non-conductive protective layer.Type: GrantFiled: September 27, 2006Date of Patent: November 18, 2014Assignee: Agere Systems, Inc.Inventor: Edward B. Harris
-
Patent number: 8884396Abstract: According to one embodiment, a first back surface of a first substrate and a second front surface of a second substrate are jointed together so as to connect a first conductor with a second conductor. The first conductor includes a portion having a diameter equal to that of a first gap formed above a first metal layer in a range between the first metal layer and a first front surface, and a portion having a diameter greater than that of the first gap and smaller than an outer diameter of the first metal layer in a range between the first metal layer and the first back surface. A first insulating layer has a gap formed above the first metal layer, the gap being greater than the first gap and smaller than the outer diameter of the first metal layer.Type: GrantFiled: September 21, 2011Date of Patent: November 11, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Mitsuyoshi Endo
-
Patent number: 8876312Abstract: In one embodiment, a light-emitting device having a substrate, a casing, a plurality of light source dies, a plurality of spectral converters and a plurality of optical structures is disclosed. The spectral converters may be configured to spectrally adjust a portion of the light output of the light source die into a first and second converted spectral output that is substantially different from one another. In another embodiment, a system for illumination having a plurality of lighting assemblies has been disclosed. Each of the lighting assemblies comprises a light source die and a spectral converter. The spectral converter is configured to spectrally adjust the light output of the light source die so that the plurality of lighting assemblies are configured to emit substantially different spectral output. In yet another embodiment, a lighting apparatus having a primary spectral converter and a secondary spectral converter is disclosed.Type: GrantFiled: March 5, 2013Date of Patent: November 4, 2014Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Kheng Leng Tan, Ju Chin Poh, Keat Chuan Ng, Chuan Hoe Chan, Kwok Yuen Ng, Kum Soon Wong
-
Patent number: 8872303Abstract: A chip pad structure of an integrated circuit (IC) and the method of forming are disclosed. The chip pad comprises a main pad portion and a ring pad portion. During a charging process involved in forming the chip pad structure, electrical connections from the gate electrodes of MOS transistors in the IC substrate generally are made only to the ring pad portion that has an antenna-to-gate area ratio substantially below a predetermined antenna design rule ratio, and thus is resistant or immune to antenna effect. The main pad portion and the ring pad portion are coupled together through metal bridges formed in an upper interconnect metal layer or in the top conductive pad layer. The chip pad may be used as probe pads on a parametric testline or bonding pads on an IC.Type: GrantFiled: June 19, 2013Date of Patent: October 28, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wu-Te Weng, Ji-Shyang Nieh
-
Publication number: 20140306316Abstract: In one embodiment, a method of manufacturing a semiconductor device includes sequentially forming a first insulator, a second insulator, and a sacrificial layer on a semiconductor substrate, and forming plural core materials from the sacrificial layer and the second insulator. The method further includes forming first and second interconnects on side surfaces of each core material to form plural first interconnects and plural second interconnects alternately, each first interconnect having a first side surface in contact with a core material and a second side surface positioned on an opposite side of the first side surface, and each second interconnect having a third side surface in contact with a core material and a fourth side surface positioned on an opposite side of the third side surface. The method further includes removing the sacrificial layer so that the second insulator remains, after the first and second interconnects are formed.Type: ApplicationFiled: June 25, 2014Publication date: October 16, 2014Applicant: Kabushiki Kaisha ToshibaInventor: Yumi HAYASHI
-
Structure and method of latchup robustness with placement of through wafer via within CMOS circuitry
Patent number: 8853789Abstract: A method of manufacturing a semiconductor structure includes: forming a trench in a back side of a substrate; depositing a dopant on surfaces of the trench; forming a shallow trench isolation (STI) structure in a top side of the substrate opposite the trench; forming a deep well in the substrate; out-diffusing the dopant into the deep well and the substrate; forming an N-well and a P-well in the substrate; and filling the trench with a conductive material.Type: GrantFiled: February 15, 2013Date of Patent: October 7, 2014Assignee: International Business Machines CorporationInventors: Phillip F. Chapman, David S. Collins, Steven H. Voldman -
Patent number: 8841754Abstract: A semiconductor device having a via structure in a stress relief layer is provided. The semiconductor device may include an isolation layer on the circuit region, a stress relief layer on the via region, and a via structure in the stress relief layer and the substrate. The stress relief layer may have a thickness larger than that of the isolation layer and a stepped cross section.Type: GrantFiled: February 8, 2013Date of Patent: September 23, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Sin-Woo Kang, Jang-Ho Kim, Woon-Seob Lee, Jong-Hoon Cho, Sung-Dong Cho, Yeong-Lyeol Park
-
Patent number: 8836074Abstract: A semiconductor memory device includes linear patterns disposed between isolation trenches extending in a first direction in a semiconductor device and having a first crystal direction the same as the semiconductor substrate. A bridge pattern connects at least two adjacent linear patterns and includes a semiconductor material having a second crystal direction different from the first crystal direction. A first isolation layer pattern is disposed in at least one of the isolation trenches in a field region of the semiconductor substrate. Memory cells are disposed on at least one of the linear patterns.Type: GrantFiled: December 27, 2012Date of Patent: September 16, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-Kwan You, Seung-Woo Paek, Chung-Il Hyun, Jung-Dal Choi
-
Patent number: 8835895Abstract: A resistive-change memory element-containing memory device including: a first memory element that includes a first resistive-change layer and a first electrode connected to the first resistive-change layer; and a second memory element that includes a second resistive-change layer and a second electrode connected to the second resistive-change layer, wherein at least one of the thickness and the material of the second resistive-change layer and the area of the second electrode in contact with the second resistive-change layer is different from the corresponding one of the thickness and the material of the first resistive-change layer and the area of the first electrode in contact with the first resistive-change layer.Type: GrantFiled: June 3, 2013Date of Patent: September 16, 2014Assignee: Sony CorporationInventors: Jun Sumino, Shuichiro Yasuda
-
Publication number: 20140252532Abstract: Provided is a method for fabricating a semiconductor device, including the following steps. A substrate having a plurality of pillars is provided, wherein a plurality of trenches are formed around each pillar. A doped region is formed in the substrate and below each pillar. The doped region below each trench is removed to form an opening such that the doped regions below the adjacent pillars are separated from each other. A shielding layer is formed in each opening.Type: ApplicationFiled: March 11, 2013Publication date: September 11, 2014Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Sheng-Wei Yang, Ying-Cheng Chuang, Shyam Surthi
-
Patent number: 8803284Abstract: Methods for fabricating a back-end-of-line (BEOL) wiring structure, BEOL wiring structures, and design structures for a BEOL wiring structure. The BEOL wiring may be fabricated by forming a first wire in a dielectric layer and annealing the first wire in an oxygen-free atmosphere. After the first wire is annealed, a second wire is formed in vertical alignment with the first wire. A final passivation layer, which is comprised of an organic material such as polyimide, is formed that covers an entirety of a sidewall of the second wire.Type: GrantFiled: February 25, 2014Date of Patent: August 12, 2014Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Jeffrey P. Gambino, Zhong-Xiang He, Tom C. Lee, Xiao H. Liu
-
Publication number: 20140151842Abstract: A semiconductor apparatus includes a semiconductor chip formed with cut fuses over one surface thereof; and migration preventing modules preventing occurrence of a phenomenon in which metal ions of the fuses migrate to cut zones of the fuses; each migration preventing module including: a ground electrode formed in the semiconductor chip to face the fuse with a first insulation member interposed therebetween; a floating electrode formed over the fuse with a second insulation member interposed therebetween to face the ground electrode with the fuse interposed therebetween; and a power supply electrode formed over the floating electrode with a third insulation member interposed therebetween.Type: ApplicationFiled: March 14, 2013Publication date: June 5, 2014Applicant: SK HYNIX INC.Inventors: Jae Min KIM, Myung Gun PARK
-
Patent number: 8736015Abstract: An embodiment is an integrated circuit (IC) structure. The structure comprises a deep n well in a substrate, a first pickup device in the deep n well, a first signal device in the deep n well, a dissipation device in the substrate, a second signal device in the substrate, a first electrical path between the first pickup device and the dissipation device, and a second electrical path between the first signal device and the second signal device. The dissipation device is outside of the deep n well, and the second signal device is outside of the deep n well. A highest point of the first electrical path is lower than a highest point of the second electrical path.Type: GrantFiled: September 27, 2011Date of Patent: May 27, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yao-Jen Tsai, Chih-Fu Chang, Chih-Kang Chuang, Yee-Ren Wuang, David Yen, Yuan-Jen Liao, Shih-Che Fang, Hung-Che Hsueh, Chih Mou Huang
-
Patent number: 8729658Abstract: Integrated circuit devices include a semiconductor substrate having a plurality of trench isolation regions therein that define respective semiconductor active regions therebetween. A trench is provided in the semiconductor substrate. The trench has first and second opposing sidewalls that define opposing interfaces with a first trench isolation region and a first active region, respectively. A first electrical interconnect is provided at a bottom of the trench. An electrically insulating capping pattern is provided, which extends between the first electrical interconnect and a top of the trench. An interconnect insulating layer is also provided, which lines the first and second sidewalls and bottom of the trench. The interconnect insulating layer extends between the first electrical interconnect and the first active region. A recess is provided in the first active region. The recess has a sidewall that defines an interface with the interconnect insulating layer.Type: GrantFiled: March 7, 2013Date of Patent: May 20, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Bong-Soo Kim, Kwang-Youl Chun, Sang-Bin Ahn
-
Patent number: 8729640Abstract: Semiconductor devices can be fabricated using conventional designs and process but including specialized structures to reduce or eliminate detrimental effects caused by various forms of radiation. Such semiconductor devices can include the one or more parasitic isolation devices and/or buried guard ring structures disclosed in the present application. The introduction of design and/or process steps to accommodate these novel structures is compatible with conventional CMOS fabrication processes, and can therefore be accomplished at relatively low cost and with relative simplicity.Type: GrantFiled: July 29, 2013Date of Patent: May 20, 2014Assignee: Silicon Space Technology CorporationInventor: Wesley H. Morris
-
Patent number: 8692266Abstract: A circuit substrate structure including a substrate, a dielectric stack layer, a first plating layer and a second plating layer is provided. The substrate has a pad. The dielectric stack layer is disposed on the substrate and has an opening exposing the pad, wherein the dielectric stack layer includes a first dielectric layer, a second dielectric layer and a third dielectric layer located between the first dielectric layer and the second dielectric layer, and there is a gap between the portion of the first dielectric layer surrounding the opening and the portion of the second dielectric layer surrounding the opening. The first plating layer is disposed at the dielectric stack layer. The second plating layer is disposed at the pad, wherein the gap isolates the first plating layer from the second plating layer.Type: GrantFiled: April 2, 2013Date of Patent: April 8, 2014Assignee: Optromax Electronics Co., LtdInventor: Kuo-Tso Chen
-
Patent number: 8671565Abstract: A capture pad structure includes a lower dielectric layer, a capture pad embedded within the lower dielectric layer, the capture pad comprising a plurality of linear segments. To form the capture pad, a focused laser beam is moved linearly to form linear channels in the dielectric layer. These channels are filled with an electrically conductive material to form the capture pad.Type: GrantFiled: May 21, 2010Date of Patent: March 18, 2014Inventor: Bob Shih-Wei Kuo
-
Patent number: 8669659Abstract: A semiconductor device includes plural electrode pads arranged in an active region of a semiconductor chip, and wiring layers provided below the plural electrode pads wherein occupation rates of wirings arranged within the regions of the electrode pads are, respectively, made uniform for every wiring layer. To this end, in a region where an occupation rate of wiring is smaller than those in other regions, a dummy wiring is provided. On the contrary, when the occupation rate of wiring is larger than in other regions, slits are formed in the wiring to control the wiring occupation rate. In the respective wirings layers, the shapes, sizes and intervals of wirings below the respective electrode pads are made similar or equal to one another.Type: GrantFiled: April 24, 2012Date of Patent: March 11, 2014Assignees: Renesas Electronics Corporation, Hitachi ULSI Systems Co., Ltd.Inventors: Taku Kanaoka, Masashi Sahara, Yoshio Fukayama, Yutaro Ebata, Kazuhisa Higuchi, Koji Fujishima
-
Patent number: 8664754Abstract: One exemplary disclosed embodiment comprises a high power semiconductor package configured as a buck converter having a control transistor and a sync transistor disposed on a common leadframe pad, a driver integrated circuit (IC) for driving the control and sync transistors, and conductive clips electrically coupling the top surfaces of the transistors to substrate pads such as leadframe pads. In this manner, the leadframe and the conductive clips provide efficient grounding or current conduction by direct mechanical connection and large surface area conduction, thereby enabling a package with significantly reduced electrical resistance, form factor, complexity, and cost when compared to conventional packaging methods using wirebonds for transistor interconnections.Type: GrantFiled: April 27, 2011Date of Patent: March 4, 2014Assignee: International Rectifier CorporationInventors: Eung San Cho, Chuan Cheah
-
Patent number: 8664050Abstract: A structure and method to improve ETSOI MOSFET devices. A wafer is provided including regions with at least a first semiconductor layer overlying an oxide layer overlying a second semiconductor layer. The regions are separated by a STI which extends at least partially into the second semiconductor layer and is partially filled with a dielectric. A gate structure is formed over the first semiconductor layer and during the wet cleans involved, the STI divot erodes until it is at a level below the oxide layer. Another dielectric layer is deposited over the device and a hole is etched to reach source and drain regions. The hole is not fully landed, extending at least partially into the STI, and an insulating material is deposited in said hole.Type: GrantFiled: March 20, 2012Date of Patent: March 4, 2014Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Balasubramanian S. Haran, Ali Khakifirooz, Pranita Kulkarni
-
Publication number: 20140054742Abstract: Various embodiments provide a semiconductor structure. The semiconductor structure may include a semiconductor substrate; a via extending through the semiconductor substrate; and a capacitive structure surrounding at least a portion of the via. The capacitive structure may include a metal layer formed on the semiconductor substrate.Type: ApplicationFiled: August 27, 2013Publication date: February 27, 2014Applicant: Agency for Science, Technology and ResearchInventor: Guruprasad Katti
-
Patent number: 8659113Abstract: An embedded semiconductor die package is made by mounting a frame carrier to a temporary carrier with an adhesive. The frame carrier includes die mounting sites each including a leadframe interconnect structure around a cavity. A semiconductor die is disposed in each cavity. An encapsulant is deposited in the cavity over the die. A package interconnect structure is formed over the leadframe interconnect structure and encapsulant. The package interconnect structure and leadframe interconnect structure are electrically connected to the die. The frame carrier is singulated into individual embedded die packages. The semiconductor die can be vertically stacked or placed side-by-side within the cavity. The embedded die packages can be stacked and electrically interconnected through the leadframe interconnect structure. A semiconductor device can be mounted to the embedded die package and electrically connected to the die through the leadframe interconnect structure.Type: GrantFiled: April 13, 2012Date of Patent: February 25, 2014Assignee: STATS ChipPAC, Ltd.Inventors: Il Kwon Shim, Seng Guan Chow, Heap Hoe Kuan
-
Patent number: 8648643Abstract: An electronic component is described which includes a first transistor encased in a first package, the first transistor being mounted over a first conductive portion of the first package, and a second transistor encased in a second package, the second transistor being mounted over a second conductive portion of the second package. The component further includes a substrate comprising an insulating layer between a first metal layer and a second metal layer. The first package is on one side of the substrate with the first conductive portion being electrically connected to the first metal layer, and the second package is on another side of the substrate with the second conductive portion being electrically connected to the second metal layer. The first package is opposite the second package, with at least 50% of a first area of the first conductive portion being opposite a second area of the second conductive portion.Type: GrantFiled: February 24, 2012Date of Patent: February 11, 2014Assignee: Transphorm Inc.Inventor: Yifeng Wu
-
Publication number: 20140035092Abstract: According to one example embodiment, a structure includes at least one SOI (semiconductor-on-insulator) transistor situated over a buried oxide layer, where the buried oxide layer overlies a bulk substrate. The structure further includes an electrically charged field control ring situated over the buried oxide layer and surrounding the at least one SOI transistor. A width of the electrically charged field control ring is greater than a thickness of the buried oxide layer. The electrically charged field control ring reduces a conductivity of a surface portion of the bulk substrate underlying the field control ring, thereby reducing RF coupling of the at least one SOI transistor through the bulk substrate. The structure further includes an isolation region situated between the electrically charged field control ring and the at least one SOI transistor. A method to achieve and implement the disclosed structure is also provided.Type: ApplicationFiled: October 14, 2013Publication date: February 6, 2014Applicant: Skyworks Solutions, Inc.Inventor: Raymond A. Kjar
-
Patent number: 8642986Abstract: An integrated circuit (IC) having a microelectromechanical system (MEMS) device buried therein is provided. The integrated circuit includes a substrate, a metal-oxide semiconductor (MOS) device, a metal interconnect, and the MEMS device. The substrate has a logic circuit region and a MEMS region. The MOS device is located on the logic circuit region of the substrate. The metal interconnect, formed by a plurality of levels of wires and a plurality of vias, is located above the substrate to connect the MOS device. The MEMS device is located on the MEMS region, and includes a sandwich membrane located between any two neighboring levels of wires in the metal interconnect and connected to the metal interconnect.Type: GrantFiled: September 23, 2009Date of Patent: February 4, 2014Assignee: United Microelectronics Corp.Inventors: Tzung-Han Tan, Bang-Chiang Lan, Ming-I Wang, Tzung-I Su, Chien-Hsin Huang, Hui-Min Wu, Chao-An Su, Min Chen, Meng-Jia Lin
-
Patent number: 8581361Abstract: A power supply wiring and a pad are arranged on a first wiring layer. Then, the power supply wiring and the pad are arranged so as not to be mutually overlapped. Signal wirings are arranged on a second wiring layer. Another signal wiring is arranged on a layer different from the second wiring layer. The other signal wiring is arranged below the pad so as to be overlapped with the pad. The signal wirings and the other signal wiring are mutually connected by a plug. A buffer is arranged between the pad and the other signal wiring.Type: GrantFiled: December 9, 2011Date of Patent: November 12, 2013Assignee: Canon Kabushiki KaishaInventors: Masanori Ogura, Hideo Kobayashi, Yukihiro Kuroda
-
Publication number: 20130277794Abstract: A device includes a die including a main circuit and a first pad coupled to the main circuit. A work piece including a second pad is bonded to the die. A first plurality of micro-bumps is electrically coupled in series between the first and the second pads. Each of the plurality of micro-bumps includes a first end joining the die and a second end joining the work piece. A micro-bump is bonded to the die and the work piece. The second pad is electrically coupled to the micro-bump.Type: ApplicationFiled: March 15, 2013Publication date: October 24, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiao-Tsung Yen, Yu-Ling Lin, Cheng-Hung Lee, Chin-Wei Kuo, Ho-Hsiang Chen, Min-Chie Jeng
-
Patent number: 8552559Abstract: A new interconnection scheme is described, comprising both coarse and fine line interconnection schemes in an IC chip. The coarse metal interconnection, typically formed by selective electroplating technology, is located on top of the fine line interconnection scheme. It is especially useful for long distance lines, clock, power and ground buses, and other applications such as high Q inductors and bypass lines. The fine line interconnections are more appropriate to be used for local interconnections. The combined structure of coarse and fine line interconnections forms a new interconnection scheme that not only enhances IC speed, but also lowers power consumption.Type: GrantFiled: March 23, 2005Date of Patent: October 8, 2013Assignee: Megica CorporationInventors: Mou-Shiung Lin, Chiu-Ming Chou, Chien-Kang Chou
-
Patent number: 8536677Abstract: One or more embodiments relate to a capacitor structure comprising a first and second capacitor electrode. The first electrode may include a conductive strip having at least one wider portion and at least one narrower portion. The second electrode may include a conductive strip having at least one wider portion and at least one narrower portion.Type: GrantFiled: September 19, 2008Date of Patent: September 17, 2013Assignee: Infineon Technologies AGInventors: Peter Baumgartner, Philipp Riess
-
Patent number: 8530997Abstract: A double seal ring for an integrated circuit includes a first seal ring with a first opening. The first seal ring surrounds the integrated circuit. A second seal ring with a second opening surrounds the first seal ring. Two connectors connect the first opening of the first seal ring and the second opening of the second seal ring. The first seal ring, the second seal ring, and the two connectors form a closed loop.Type: GrantFiled: July 31, 2012Date of Patent: September 10, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Hui Yang, Hsin Wei Chiu
-
Patent number: 8507358Abstract: A composite wafer semiconductor device includes a first wafer and a second wafer. The first wafer has a first side and a second side, and the second side is substantially opposite the first side. The composite wafer semiconductor device also includes an isolation set is formed on the first side of the first wafer and a free space is etched in the isolation set. The second wafer is bonded to the isolation set. A floating structure, such as an inertia sensing device, is formed in the second wafer over the free space. In an embodiment, a surface mount pad is formed on the second side of the first wafer. Then, the floating structure is electrically coupled to the surface mount pad using a through silicon via (TSV) conductor.Type: GrantFiled: August 27, 2010Date of Patent: August 13, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Bruce C. S. Chou
-
Patent number: 8502338Abstract: A device includes a semiconductor substrate of a first conductivity type, wherein the semiconductor substrate comprises a first surface and a second surface opposite the first surface. A through-substrate via (TSV) extends from the first surface to the second surface of the semiconductor substrate. A well region of a second conductivity type opposite the first conductivity type encircles the TSV, and extends from the first surface to the second surface of the semiconductor substrate.Type: GrantFiled: September 9, 2010Date of Patent: August 6, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiao-Tsung Yen, Hsien-Pin Hu, Chin-Wei Kuo, Sally Liu
-
Patent number: 8503212Abstract: A semiconductor memory apparatus includes a plurality of banks each having a plurality of cell mats; a plurality of power lines disposed over predetermined portions of each of the plurality of banks; a column control region disposed adjacent to at least one of sides of each bank which are perpendicular to an extending direction of the power lines; and a conductive plate disposed over the column control region and electrically connected to the plurality of power lines.Type: GrantFiled: July 26, 2010Date of Patent: August 6, 2013Assignee: SK Hynix Inc.Inventors: Boo Ho Jung, Jun Ho Lee, Hyun Seok Kim, Sun Ki Cho, Yang Hee Kim, Young Won Kim
-
Patent number: 8497573Abstract: In one implementation, a high power semiconductor package is configured as a buck converter including a control transistor, a sync transistor, a driver integrated circuit (IC) for driving the control and sync transistors, and a conductive clip extending from a sync drain on a top surface of the sync transistor to a control source on a top surface of the control transistor. The conductive clip may also connect to substrate pads such as a leadframe pad for current input and output. In this manner, the conductive clip provides an efficient connection between the control source and the sync drain by direct mechanical connection and large surface area conduction, thereby enabling a package with significantly reduced electrical resistance, form factor, complexity, and cost.Type: GrantFiled: April 27, 2011Date of Patent: July 30, 2013Assignee: International Rectifier CorporationInventors: Eung San Cho, Chuan Cheah
-
Patent number: 8492868Abstract: A method, integrated circuit and design structure includes a silicon substrate layer having trench structures and an ion impurity implant. An insulator layer is positioned on and contacts the silicon substrate layer. The insulator layer fills the trench structures. A circuitry layer is positioned on and contacts the buried insulator layer. The circuitry layer comprises groups of active circuits separated by passive structures. The trench structures are positioned between the groups of active circuits when the integrated circuit structure is viewed from the top view. Thus, the trench structures are below the passive structures and are not below the groups of circuits when the integrated circuit structure is viewed from the top view.Type: GrantFiled: August 2, 2010Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Alan B. Botula, Alvin J. Joseph, James A. Slinkman, Randy L. Wolf
-
Patent number: 8487400Abstract: The present invention extends the above referenced continuation-in-part application by in addition creating high quality electrical components, such as inductors, capacitors or resistors, on a layer of passivation or on the surface of a thick layer of polymer. In addition, the process of the invention provides a method for mounting discrete electrical components at a significant distance removed from the underlying silicon surface.Type: GrantFiled: October 23, 2007Date of Patent: July 16, 2013Assignee: Megica CorporationInventor: Mou-Shiung Lin
-
Patent number: 8487397Abstract: An integrated circuit with a self-aligned contact includes a substrate with a transistor formed thereover, a dielectric spacer, a protection barrier, and a conductive layer. The transistor includes a mask layer and a pair of insulating spacers formed on opposite sides of the mask layer. The dielectric spacer partially covers at least one of the insulating spacers of the transistor. The protection barrier is formed over the dielectric spacer. The conductive layer is formed over the mask layer, the protection barrier, the dielectric spacer, the insulating spacer and the dielectric spacer as a self-aligned contact for contacting a source/drain region of the transistor.Type: GrantFiled: April 25, 2011Date of Patent: July 16, 2013Assignee: Nanya Technology CorporationInventors: Jar-Ming Ho, Yi-Nan Chen, Hsien-Wen Liu
-
Patent number: 8476614Abstract: A memory device that includes a resistive-change memory element, the memory device includes: a first memory element that includes a first resistive-change layer and a first electrode connected to the first resistive-change layer; and a second memory element that includes a second resistive-change layer and a second electrode connected to the second resistive-change layer, wherein at least one of the thickness and the material of the second resistive-change layer and the area of the second electrode in contact with the second resistive-change layer is different from the corresponding one of the thickness and the material of the first resistive-change layer and the area of the first electrode in contact with the first resistive-change layer.Type: GrantFiled: October 18, 2010Date of Patent: July 2, 2013Assignee: Sony CorporationInventors: Jun Sumino, Shuichiro Yasuda
-
Publication number: 20130161749Abstract: A semiconductor integrated circuit includes: a first conductive line coupled with a first pad for receiving a first voltage; a second conductive line coupled with a second pad for receiving a second voltage; a third conductive line arranged to be placed in a floating state; a first electrostatic discharge unit coupled between a third pad for inputting/outputting a signal and the third conductive line through a first common conductive line, wherein the first electrostatic discharge unit is configured to provide a bi-directional electrostatic discharge path between the third pad and the third conductive line according to an electrostatic discharge mode; a second electrostatic discharge unit coupled between the first conductive line and the third conductive line through a second common conductive line; and a third electrostatic discharge unit coupled between the second conductive line and the third conductive line through a third common conductive line.Type: ApplicationFiled: May 9, 2012Publication date: June 27, 2013Inventor: Jang-Hoo KIM
-
Patent number: 8470635Abstract: Subject matter disclosed herein relates to a method of manufacturing a semiconductor integrated circuit device, and more particularly to a method of fabricating a phase change memory device.Type: GrantFiled: November 30, 2009Date of Patent: June 25, 2013Assignee: Micron Technology, Inc.Inventors: Soonwoo Cha, Tim Minvielle, Jong Won Lee, Jinwook Lee
-
Patent number: 8471324Abstract: A semiconductor device is provided. The semiconductor device includes a memory device, and the memory device includes a substrate, two stacked gates, two spacers, an insulating layer, and a dielectric layer. The stacked gates having a gap therebetween are located on the substrate. The spacers having a pipe or a seam therebetween are respectively located at sidewalls of each of the stacked gates in the gap. The pipe or the seam is filled with the insulating layer. The dielectric layer is located on the substrate and covers the insulating layer and the stacked gates.Type: GrantFiled: September 15, 2009Date of Patent: June 25, 2013Assignee: MACRONIX International Co., Ltd.Inventors: Tin-Wei Wu, Cheng-Ming Yih, Chih-Hsiang Yang
-
Patent number: 8470705Abstract: A chip pad structure of an integrated circuit (IC) and the method of forming are disclosed. The chip pad comprises a main pad portion and a ring pad portion. During a charging process involved in forming the chip pad structure, electrical connections from the gate electrodes of MOS transistors in the IC substrate generally are made only to the ring pad portion that has an antenna-to-gate area ratio substantially below a predetermined antenna design rule ratio, and thus is resistant or immune to antenna effect. The main pad portion and the ring pad portion are coupled together through metal bridges formed in an upper interconnect metal layer or in the top conductive pad layer. The chip pad may be used as probe pads on a parametric testline or bonding pads on an IC.Type: GrantFiled: February 27, 2012Date of Patent: June 25, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wu-Te Weng, Ji-Shyang Nieh
-
Patent number: 8466535Abstract: The spikes in current and voltage that result from the failure of a galvanic dielectric layer are safely contained by a galvanic isolation fuse that pops and forms and open circuit between a high-voltage die and a low-voltage die in response to the failure of the galvanic dielectric layer.Type: GrantFiled: August 12, 2011Date of Patent: June 18, 2013Assignee: National Semiconductor CorporationInventors: Peter J. Hopper, William French, Ann Gabrys, Martin Fallon
-
Patent number: 8432015Abstract: A semiconductor device (2) includes: a FLR (65) that is disposed on a semiconductor substrate so as to divide the semiconductor substrate into an inner region and an outer region; a first bonding pad (24a to 24d) that is disposed in the inner region and is connected to an external circuit by a wire (14a to 14d) whose one end is connected to the external circuit; and a second bonding pad (26a to 26d) that is disposed in the outer region and on which the other end of the wire is bonded.Type: GrantFiled: September 12, 2008Date of Patent: April 30, 2013Assignee: Toyota Jidosha Kabushiki KaishaInventor: Hiroaki Tanaka
-
Publication number: 20130082346Abstract: A method includes providing a substrate having a seal ring region and a circuit region, forming a seal ring structure over the seal ring region, forming a first frontside passivation layer above the seal ring structure, etching a frontside aperture in the first frontside passivation layer adjacent to an exterior portion of the seal ring structure, forming a frontside metal pad in the frontside aperture to couple the frontside metal pad to the exterior portion of the seal ring structure, forming a first backside passivation layer below the seal ring structure, etching a backside aperture in the first backside passivation layer adjacent to the exterior portion of the seal ring structure, and forming a backside metal pad in the backside aperture to couple the backside metal pad to the exterior portion of the seal ring structure. Semiconductor devices fabricated by such a method are also provided.Type: ApplicationFiled: September 23, 2012Publication date: April 4, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Taiwan Semiconductor Manufacturing Co
-
Publication number: 20130075856Abstract: An embodiment is an integrated circuit (IC) structure. The structure comprises a deep n well in a substrate, a first pickup device in the deep n well, a first signal device in the deep n well, a dissipation device in the substrate, a second signal device in the substrate, a first electrical path between the first pickup device and the dissipation device, and a second electrical path between the first signal device and the second signal device. The dissipation device is outside of the deep n well, and the second signal device is outside of the deep n well. A highest point of the first electrical path is lower than a highest point of the second electrical path.Type: ApplicationFiled: September 27, 2011Publication date: March 28, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yao-Jen Tsai, Chih-Fu Chang, Chih-Kang Chuang, Yee-Ren Wuang, David Yen, Yuan-Jen Liao, Shih-Che Fang, Hung-Che Hsueh, Chih Mou Huang