With Contact Or Metallization Configuration To Reduce Parasitic Coupling (e.g., Separate Ground Pads For Different Parts Of Integrated Circuit) Patents (Class 257/503)
-
Patent number: 7557408Abstract: A semiconductor device has a semiconductor substrate having an impurity-diffused region and a device isolation insulating film formed in the surficial portion thereof, a gate electrode formed on the semiconductor substrate, a contact formed on the gate electrode and connected to the gate electrode, and a protective film disposed between the semiconductor substrate and the gate electrode, below the connecting portion between the gate electrode and the contact, formed wider in width than the gate electrode in a sectional view taken along the direction of gate length of the gate electrode.Type: GrantFiled: August 2, 2007Date of Patent: July 7, 2009Assignee: NEC Electronics CorporationInventor: Takamichi Fukui
-
Publication number: 20090166798Abstract: A design structure is disclosed for a circuit optimizing guard ring design by optimizing the path resistance value between the components of the parasitic lateral bipolar transistors in a CMOS circuit and the power supply or ground. By comparing the calculated path resistance value to a maximum resistance number derived from specifications, elements that need further redesign are identified. Repeated redesign with several redesign options eventually lead to an optimized guard ring structure that provides area-efficient and sufficient latchup protection for the CMOS circuit. A design structure employing such an optimized guard ring is also provided.Type: ApplicationFiled: December 26, 2007Publication date: July 2, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Phillip F. Chapman, David S. Collins, Steven H. Voldman
-
Patent number: 7554164Abstract: A method of deforming a pattern comprising the steps of: forming, over a substrate, a layered-structure with an upper surface including at least one selected region and at least a re-flow stopper groove, wherein the re-flow stopper groove extends outside the selected region and separate from the selected region; selectively forming at least one pattern on the selected region; and causing a re-flow of the pattern, wherein a part of an outwardly re-flowed pattern is flowed into the re-flow stopper groove, and then an outward re-flow of the pattern is restricted by the re-flow stopper groove extending outside of the pattern, thereby to form a deformed pattern with at least an outside edge part defined by an outside edge of the re-flow stopper groove.Type: GrantFiled: July 25, 2005Date of Patent: June 30, 2009Assignee: NEC LCD Technologies, Ltd.Inventor: Shusaku Kido
-
Patent number: 7547969Abstract: The invention provides a semiconductor chip comprising a semiconductor substrate comprising a MOS device, an interconnecting structure over said semiconductor substrate, and a metal bump over said MOS device, wherein said metal bump has more than 50 percent by weight of gold and has a height of between 8 and 50 microns.Type: GrantFiled: October 28, 2005Date of Patent: June 16, 2009Assignee: Megica CorporationInventors: Chiu-Ming Chou, Chien-Kang Chou, Ching-San Lin, Mou-Shiung Lin
-
Patent number: 7545019Abstract: An integrated circuit includes a logic portion including M conductive layers, a memory portion including N conductive layers, and at least one common top conductive layer over the logic portion and the memory portion. M is greater than N.Type: GrantFiled: June 7, 2007Date of Patent: June 9, 2009Assignee: Qimonda North America Corp.Inventors: Jan Boris Philipp, Thomas Happ, Thomas Nirschl
-
Patent number: 7528724Abstract: Wirelessly testing an RFID tag before it is packaged or otherwise entered into a process reserved for “working” RFID tags is described. Various processes that employ such wireless testing as well as various “on-die” RFID tag antennae designs for facilitating the wireless testing are also described.Type: GrantFiled: February 28, 2005Date of Patent: May 5, 2009Assignee: Impinj, Inc.Inventor: Andrew E. Horch
-
Publication number: 20090108392Abstract: In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a semiconductor device includes a plurality of rectilinear structures, wherein the plurality of rectilinear structures comprise silicon dioxide and extend from a surface of a semiconductor material to a distance of at least about three microns or greater below the surface of the semiconductor material and wherein a first rectilinear structure of the plurality of rectilinear structures is perpendicular to, or substantially perpendicular to, a second rectilinear structure of the plurality of rectilinear structures. Other embodiments are described and claimed.Type: ApplicationFiled: October 26, 2007Publication date: April 30, 2009Applicant: HVVI SEMICONDUCTORS, INC.Inventor: Robert Bruce Davies
-
Publication number: 20090108393Abstract: A multi-chip module (MCM) with a plurality of ground planes/layers is provided. Each integrated circuit (IC) chip of the MCM has its own ground plane on a substrate in the MCM. This MCM structure may facilitate separate testing of each IC chip without affecting other chips and without being affected by other chips. This MCM structure also may facilitate testing of interconnects/connections between two or more chips.Type: ApplicationFiled: December 30, 2008Publication date: April 30, 2009Inventor: Fan Ho
-
Patent number: 7510960Abstract: A method and apparatus for forming connections within a semiconductor device is disclosed. The semiconductor device incorporates a contact bridge between transistor contacts in close proximity. The contact bridge comprises a plurality of metal pillars each having a lower end in electrical contact with first and second transistor elements, respectively; one or more intermediate metal pillars disposed between and in electrical contact with an upper end of the metal pillars; and one or more separation regions of dielectric disposed below the intermediate metal pillar and between the lower ends of the first and second metal pillars.Type: GrantFiled: August 29, 2006Date of Patent: March 31, 2009Assignee: International Business Machines CorporationInventor: James J. Toomey
-
Patent number: 7507607Abstract: A silicide bridged anti-fuse and a method of forming the anti-fuse are disclosed. The silicide bridged anti-fuse can be formed with a tungsten plug metalization process that does not require any additional process steps. As a result, anti-fuses can be added to an electrical circuit as trim elements for no additional cost.Type: GrantFiled: June 29, 2004Date of Patent: March 24, 2009Assignee: National Semiconductor CorporationInventors: Charles A. Dark, William M. Coppock, Jeffery L. Nilles, Andy Strachan
-
Patent number: 7495318Abstract: The invention relates to an apparatus and method for improving AC coupling between adjacent signal traces and between plane splits and signals spanning plane splits on circuit boards. A circuit board includes adjacent conductive means and an oxide means interposed there between. The oxide means is a copper oxide, e.g., cupric or cuprous oxide. In one embodiment, the adjacent conductive means are adjacent voltage reference planes with a split interposed between the conductive means. The copper oxide fills the split. In another embodiment, the adjacent conductive means are differential signal traces. The copper oxide fills a gap between the differential signal traces. The copper oxide is a non-conductive material with an increased dielectric constant as compared to other common dielectric materials used as fillers. The increased dielectric constant increases capacitance, in turn, increasing AC coupling.Type: GrantFiled: May 2, 2005Date of Patent: February 24, 2009Assignee: Intel CorporationInventors: Weston Roth, Damion T. Searls, James D. Jackson
-
Patent number: 7482661Abstract: A pattern forming method includes determining an allowable value of an etching conversion difference, obtaining a maximum distance between patterns generating the etching conversion difference within the allowable value, the patterns including main patterns or both main patterns and a dummy pattern, preparing a first design layout in which a first distance between the main patterns is smaller than the maximum distance, or a second design layout in which a second distance between the main patterns and the dummy pattern is smaller than the maximum distance, performing a design data conversion based on the first or second design layout to form first or second design data, and forming the main patterns by using the first design data, or forming both the main patterns and the dummy pattern by using the second design data.Type: GrantFiled: May 3, 2005Date of Patent: January 27, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Toshiya Kotani, Satoshi Tanaka, Soichi Inoue
-
Patent number: 7466007Abstract: A new method is provided for the creation of interconnect lines. Fine line interconnects are provided in a first layer of dielectric overlying semiconductor circuits that have been created in or on the surface of a substrate. A layer of passivation is deposited over the layer of dielectric, a thick second layer of dielectric is created over the surface of the layer of passivation. Thick and wide interconnect lines are created in the thick second layer of dielectric. The first layer of dielectric may also be eliminated, creating the wide thick interconnect network on the surface of the layer of passivation that has been deposited over the surface of a substrate.Type: GrantFiled: September 17, 2007Date of Patent: December 16, 2008Assignee: Megica CorporationInventors: Mou-Shiung Lin, Jin-Yuan Lee
-
Publication number: 20080290444Abstract: A semiconductor device comprises an integrated circuit formed on a substrate with a signal interface and at least one isolator capacitor. The integrated circuit comprises a plurality of interleaved inter-metal dielectric layers and interlayer dielectrics formed on the substrate, a thick passivation layer formed on the plurality of the interleaved inter-metal dielectric layers and interlayer dielectrics, and a thick metal layer formed on the thick passivation layer. The thick passivation layer has a thickness selected to be greater than the isolation thickness whereby testing for defects is eliminated. The one or more isolator capacitors comprise the thick metal layer and a metal layer in the plurality of interleaved inter-metal dielectric layers and interlayer dielectrics separated by the thick passivation layer as an insulator.Type: ApplicationFiled: May 24, 2007Publication date: November 27, 2008Inventors: Philip John Crawley, Sajol Ghoshal
-
Patent number: 7456479Abstract: A method for fabricating a probing pad is disclosed. A substrate having thereon a dielectric layer is provided. An inlaid metal wiring is formed in the dielectric layer. The inlaid metal wiring and the dielectric layer are covered with a passivation dielectric film. A portion of the passivation dielectric film is then etched away to form a reinforcement pattern on the inlaid metal wiring. The reinforcement pattern has inter-space that exposes a portion of the underlying inlaid metal wiring. A conductive pad is formed over the reinforcement pattern and the passivation dielectric film. The conductive pad fills the inter-space of the reinforcement pattern.Type: GrantFiled: December 15, 2005Date of Patent: November 25, 2008Assignee: United Microelectronics Corp.Inventor: Chien-Ming Lan
-
Publication number: 20080265361Abstract: A method for generating a layout, use of a transistor layout, and semiconductor circuit is provided that includes a matching structure, which has a number of transistors, whose structure is similar to one another, metallization levels with geometrically formed traces, which are formed directly above the transistors, and vias (in via levels), which are formed between two of the metallization levels. Whereby, within one and the same metallization level, the geometry of the traces above each transistor is formed the same.Type: ApplicationFiled: April 28, 2008Publication date: October 30, 2008Inventor: Martin Krauss
-
Patent number: 7436040Abstract: A method of diverting void diffusion in an integrated circuit includes steps of forming an electrical conductor having a boundary in a first electrically conductive layer of an integrated circuit, forming a via inside the boundary of the electrical conductor in a dielectric layer between the first electrically conductive layer and a second electrically conductive layer of the integrated circuit, and forming a slot between the via and the boundary of the electrical conductor for diverting void diffusion in the electrical conductor away from the via.Type: GrantFiled: December 29, 2005Date of Patent: October 14, 2008Assignee: LSI CorporationInventors: Derryl D. J. Allman, Hemanshu D. Bhatt, Charles E. May, Peter Austin Burke, Byung-Sung Kwak, Sey-Shing Sun, David T. Price, David Pritchard
-
Publication number: 20080246108Abstract: A semiconductor device according to one embodiment includes a cell disposition region in which plural basic cells are disposed and a basic power supply wiring. In the cell disposition region are disposed a primitive cell connected to the basic power supply wiring and a high current consumption cell connected to the basic power supply wiring. Furthermore, in the cell disposition region are disposed regularly plural ordinary power switch cells that supply a first current to the primitive cell respectively. The power reinforcement cell including a power switch cell configured so as to flow a predetermined current to the high current consumption cell is disposed near the high current consumption cell.Type: ApplicationFiled: April 4, 2008Publication date: October 9, 2008Applicant: NEC Electronics CorporationInventor: Taro Sakurabayashi
-
Publication number: 20080191205Abstract: A semiconductor structure includes a daisy chain adjacent to an edge of a semiconductor chip. The daisy chain includes a plurality of horizontal metal lines distributed in a plurality of metallization layers, wherein the horizontal metal lines are serially connected; a plurality of connecting pads in a same layer and electrically connecting the horizontal metal lines, wherein the connecting pads are physically separated from each other; and a plurality of vertical metal lines, each connecting one of the connecting pads to one of the horizontal metal lines, wherein one of the plurality of connecting pads is connected to one of the plurality of horizontal metal lines by only one of the plurality of vertical metal lines; and a seal ring adjacent and electrically disconnected from the daisy chain.Type: ApplicationFiled: February 13, 2007Publication date: August 14, 2008Inventors: Hao-Yi Tsai, Shih-Hsun Hsu, Shih-Cheng Chang, Shang-Yun Hou, Hsien-Wei Chen, Chia-Lun Tsai, Benson Liu, Shin-Puu Jeng, Anbiarshy Wu
-
Patent number: 7405419Abstract: A method of forming and a device including an interconnect structure having a unidirectional electrical conductive material is described. The unidirectional conductive material may overlie interconnect materials, and/or may surround interconnect materials, such as by lining the walls and base of a trench and via. The unidirectional conductive material may be configured to conduct electricity in a direction corresponding to a projection to or from a contact point and conductive material overlying the unidirectional conductive material, but have no substantial electrical conductivity in other directions. Moreover, the unidirectional conductive material may be electrically conductive in a direction normal to a surface over which it is formed or in directions along or across a plane, but have no substantial electrical conductivity in other directions.Type: GrantFiled: December 28, 2005Date of Patent: July 29, 2008Assignee: Intel CorporationInventors: Reza M. Golzarian, Robert P. Meagley, Seiichi Morimoto, Mansour Moinpour
-
Patent number: 7400039Abstract: For delivering supply power evenly into chip, a semiconductor device includes plural power supply pads 17a and grounding pads 18a, arranged in alternation in X-direction. The device also includes first upper layer power supply wire 17b, extending in X-direction and connected to first ends of the power supply pads 17, a first upper layer grounding wire 18b, extending in X-direction and connected to second end, opposing first end, of the grounding pads 18a in X-direction. A second upper layer power supply wire 17c extending between first upper layer power supply wire 17b and first upper layer grounding wire 18b, from the power supply pad 17a nearly to neighboring grounding pad 18a, and second upper layer grounding wire 18c extending between first upper layer power supply wire 17b and first upper layer grounding wire 18b, from the grounding pad 18a nearly to neighboring power supply pad 17a. The pads or wires 17a, 17b, 17c, 18a, 18b and 18c are formed on the same pad layer.Type: GrantFiled: August 20, 2007Date of Patent: July 15, 2008Assignee: NEC Electronics CorporationInventor: Tara Sakurabayashi
-
Publication number: 20080164557Abstract: There are provided a semiconductor device and a method of forming the same. The semiconductor device may include a semiconductor substrate including a digital circuit region and an analog circuit region, a device isolation layer on the boundary between the digital circuit region and the analog circuit region, a conductive region adjacent to the side surface and the bottom surface of the isolation layer, and a ground pad which is electrically connected to the conductive region and to which a ground voltage is applied.Type: ApplicationFiled: January 8, 2008Publication date: July 10, 2008Inventors: Han-Su Kim, Jin-Sung Lim
-
Patent number: 7382015Abstract: A non-volatile semiconductor memory device, which is intended to prevent data destruction by movements of electric charges between floating gates and thereby improve the reliability, includes element isolation/insulation films buried into a silicon substrate to isolate stripe-shaped element-forming regions. Formed on the substrate are a floating gate via a first gate insulating film and further a control gate via a second gate insulating film. Source and drain diffusion layers are formed in self-alignment with control gates. The second gate insulating film on the floating gate is divided and separated together with the floating gate by slits above the element isolation/insulation films into discrete portions of individual memory cells.Type: GrantFiled: March 31, 2005Date of Patent: June 3, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Tadashi Iguchi, Yoshiaki Himeno, Hiroaki Tsunoda
-
Patent number: 7358548Abstract: Buffers are arranged in a concentrated manner in a region distant from pads. The region refers to a region in a main region of a semiconductor integrated circuit, except for a central processing unit, a non-volatile memory and a volatile memory. As the buffer requiring a large area is not provided around the pad, a pitch between the pads or a pitch between the pad and an internal circuit (such as the central processing unit) can be made smaller and hence a chip size can be reduced. Therefore, a semiconductor integrated circuit capable of achieving a reduced chip size can be provided.Type: GrantFiled: January 10, 2006Date of Patent: April 15, 2008Assignee: Renesas Technology Corp.Inventors: Tadashi Nakamura, Kiyohiko Sakakibara, Yutaka Takikawa
-
Patent number: 7358560Abstract: A non-volatile memory device includes a semiconductor substrate having an active region defined by isolation films that extend along a first direction. A control gate line extends along in a second direction perpendicular to the first direction. First and second floating gates are formed on the active region and below the control gate line. An island conductive line is formed between the first and second floating gates and within the isolation films. The island conductive line extends along the first direction and is configured to receive a voltage in order to prevent interference between the first and second floating gates.Type: GrantFiled: June 30, 2006Date of Patent: April 15, 2008Assignee: Hynix Semiconductor Inc.Inventor: Keun Woo Lee
-
Patent number: 7352048Abstract: The present invention generally relates to filling of a feature by depositing a barrier layer, depositing a seed layer over the barrier layer, and depositing a conductive layer over the seed layer. In one embodiment, the seed layer comprises a copper alloy seed layer deposited over the barrier layer. For example, the copper alloy seed layer may comprise copper and a metal, such as aluminum, magnesium, titanium, zirconium, tin, and combinations thereof. In another embodiment, the seed layer comprises a copper alloy seed layer deposited over the barrier layer and a second seed layer deposited over the copper alloy seed layer. The copper alloy seed layer may comprise copper and a metal, such as aluminum, magnesium, titanium, zirconium, tin, and combinations thereof. The second seed layer may comprise a metal, such as undoped copper. In still another embodiment, the seed layer comprises a first seed layer and a second seed layer.Type: GrantFiled: February 22, 2005Date of Patent: April 1, 2008Assignee: Applied Materials, Inc.Inventors: Hua Chung, Ling Chen, Jick Yu, Mei Chang
-
Patent number: 7344936Abstract: A semiconductor wafer is provided with a wiring structure, and semiconductor chip positions arranged in rows and columns. The semiconductor wafer has at least one coating (6) as a self-supporting dimensionally stable substrate layer (4), and/or as a wiring structure composed of conductive, high-temperature-resistant material. The coating material (6) of the substrate layer (4) and/or of the wiring structure has a ternary carbide and/or a ternary nitride and/or carbon.Type: GrantFiled: June 28, 2006Date of Patent: March 18, 2008Assignee: Infineon Technologies AGInventors: Hans-Joachim Schulze, Helmut Strack
-
Publication number: 20080054392Abstract: A method and apparatus for forming connections within a semiconductor device is disclosed. The semiconductor device incorporates a contact bridge between transistor contacts in close proximity. The contact bridge comprises a plurality of metal pillars each having a lower end in electrical contact with first and second transistor elements, respectively; one or more intermediate metal pillars disposed between and in electrical contact with an upper end of the metal pillars; and one or more separation regions of dielectric disposed below the intermediate metal pillar and between the lower ends of the first and second metal pillars.Type: ApplicationFiled: August 29, 2006Publication date: March 6, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: James J. Toomey
-
Patent number: 7335964Abstract: In one aspect, the invention encompasses a semiconductor processing method of forming a material over an uneven surface topology. A substrate having an uneven surface topology is provided. The uneven surface topology comprises a valley between a pair of outwardly projecting features. A layer of material is formed over the uneven surface topology. The layer comprises outwardly projecting portions over the outwardly projecting features of the surface topology and has a gap over the valley. The layer is etched, and the etching forms protective material within the gap while removing an outermost surface of the layer. The etching substantially does not remove the material from the bottom of the gap. In another aspect, the invention encompasses a semiconductor processing method of forming a material over metal-comprising lines. A first insulative material substrate is provided. A pair of spaced metal-comprising lines are formed over the substrate.Type: GrantFiled: May 6, 2005Date of Patent: February 26, 2008Inventors: Werner Juengling, Kevin G. Donohoe
-
Patent number: 7319264Abstract: A semiconductor device has a structure capable of connecting a lead terminal directly to an electrode on a front surface thereof. The semiconductor device includes a first main electrode provided on the front surface, a second main electrode provided on a back surface, and a metal film provided so as to cover at least a portion of a surface of the first main electrode and for soldering the lead terminal thereto. Here, the metal film includes a plurality of opening portions through which the surface of the first main electrode is exposed.Type: GrantFiled: March 9, 2006Date of Patent: January 15, 2008Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Atsushi Narazaki
-
Patent number: 7315072Abstract: An interlayer insulating film is formed on a semiconductor substrate. An intra-layer insulating film is formed on the interlayer film. A recess is formed through the intra-layer film. The recess has a pad-part and a wiring-part continuous with the pad-part. The pad-part is wider than the width of the wiring-part. Convex regions are left in the pad-part. The convex regions are disposed in such a manner that a recess area ratio in a near wiring area superposed upon an extended area of the wiring-part into the pad-part, within a first frame area having as an outer periphery an outer periphery of the pad-part and having a first width, becomes larger than a recess area ratio in a second frame area having as an outer periphery an inner periphery of the first frame area and having a second width. A conductive film is filled in the recess.Type: GrantFiled: January 18, 2002Date of Patent: January 1, 2008Assignee: Fujitsu LimitedInventor: Kenichi Watanabe
-
Patent number: 7312511Abstract: This invention provides a high frequency power module which is incorporated into a mobile phone and which incorporates high frequency portion analogue signal processing ICs including low noise amplifiers which amplify an extremely weak signal therein. A semiconductor device includes a sealing body which is made of insulation resin, a plurality of leads which are provided inside and outside the sealing body, a tab which is provided inside the sealing body and has a semiconductor element fixing region and a wire connection region on a main surface thereof, a semiconductor element which is fixed to the semiconductor element fixing region and includes electrode terminals on an exposed main surface, conductive wires which connect electrode terminals of the semiconductor element and the leads, and conductive wires which connect electrode terminals of the semiconductor element and the wire connecting region of the tab.Type: GrantFiled: June 19, 2006Date of Patent: December 25, 2007Assignee: Renesas Technology Corp.Inventors: Tadatoshi Danno, Tsutomu Tsuchiya
-
Patent number: 7309622Abstract: An integrated circuit package system includes providing a substrate. An integrated circuit is attached to the substrate. A plurality of support bars is formed on the substrate. A plurality of adhesive structures is formed. A heat sink is attached to the plurality of adhesive structures. The integrated circuit is encapsulated. The support bars are removed.Type: GrantFiled: February 1, 2006Date of Patent: December 18, 2007Assignee: Stats Chippac Ltd.Inventors: Minseok Kim, Tae Keun Lee
-
Patent number: 7301103Abstract: A printed-wiring board having a multiplayer structure including a plurality of insulating layers and a plurality of conducting layers includes a signal pattern provided in at least one of outermost layers of the conducting layers which includes a plurality of pad portions which are provided in positions opposite to a plurality of signal terminals of a connector component arranged in a predetermined form and perform electrical connection, reinforcing portions which are provided to extend from the pad portions respectively in a lengthwise direction, and land portions to perform the electrical connection to another layer of the conducting layers, and a solder resist provided on the outermost layer of the conducting layers to cover the reinforcing portion and having an opening portion to expose the pad portion.Type: GrantFiled: February 13, 2006Date of Patent: November 27, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Makoto Tanaka, Shigenori Miyagawa
-
Patent number: 7291894Abstract: In accordance with an embodiment of the present invention, a MOSFET includes at least two insulation-filled trench regions laterally spaced in a first semiconductor region to form a drift region therebetween, and at least one resistive element located along an outer periphery of each of the two insulation-filled trench regions. A ratio of a width of each of the insulation-filled trench regions to a width of the drift region is adjusted so that an output capacitance of the MOSFET is minimized.Type: GrantFiled: August 31, 2004Date of Patent: November 6, 2007Assignee: Fairchild Semiconductor CorporationInventors: Steven Sapp, Peter H. Wilson
-
Publication number: 20070235832Abstract: A ground layer of a printed circuit board (PCB) includes a digital area, an analog area, and a connecting portion. The digital area is connected to the analog area via the connecting portion. The connecting portion with one end connected to the digital area, and the other end connected to the analog area follows a path resembling a labyrinth. The connecting portion replaces a conventional linear connecting portion and a plurality of chip capacitors. The connecting portion improves noise filtering effect and reduces cost as well.Type: ApplicationFiled: September 22, 2006Publication date: October 11, 2007Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: Ying-Xin Wang, Yu-Hsu Lin
-
Publication number: 20070228509Abstract: A circuit board has a curved portion provided in at least one side of an external shape thereof. An external connecting terminal is provided on a first main surface of the circuit board. A semiconductor element is mounted on a second main surface of the circuit board. A first wiring network is provided in a region except the terminal region on the first main surface. A second wiring network is provided on the second main surface. Distance from the side including the curved portion to the first wiring network is larger than distance from at least one of the other sides to the first wiring networks, and distance from the side including the curved portion to the second wiring network is larger than distance from at least one of the other sides to the second wiring networks.Type: ApplicationFiled: March 27, 2007Publication date: October 4, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takashi OKADA, Kiyokazu Okada, Akinori Ono, Taku Nishiyama
-
Patent number: 7276784Abstract: A semiconductor device includes a base substrate; a first fixing layer provided on the base substrate; a first semiconductor chip fixed on the first fixing layer; a first substrate provided above the first semiconductor chip; a plurality of first connection members isolated from the first semiconductor chip, electrically connecting to the first substrate with the base substrate; and a first encapsulating layer provided around the first connection members.Type: GrantFiled: October 11, 2005Date of Patent: October 2, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Shoko Omizo, Mikio Matsui
-
Patent number: 7259441Abstract: A pattern of voids in an integrated circuit having a first layer, a first layer surface and adjacent lands on the first layer surface, the adjacent lands enclosing spaces and including a second layer of a first isolation material and a third layer of a second isolation material arranged on the second layer. The pattern of voids has a fourth layer of a third isolation material which closes off at least some of the spaces and cannot be deposited on the first isolation material. The fourth layer is arranged on the third layer and has a second layer surface. Spaces that are not closed off by means of the fourth layer are filled with electrically conductive material. In the method for producing a pattern of voids in an integrated circuit, a second layer of a first isolation material is applied to a first layer surface of a first layer. A third layer of a second isolation material is applied to the second layer, the third layer acquiring a second layer surface which is arranged parallel to the first layer surface.Type: GrantFiled: February 15, 2002Date of Patent: August 21, 2007Assignee: Infineon Technologies AGInventors: Werner Pamler, Siegfried Schwarzl, Zvonimir Gabric
-
Patent number: 7253487Abstract: An integrated circuit chip is provided. The chip includes a silicon substrate, a circuit, a seal ring, a ground ring and a guard ring. The circuit is formed on the silicon substrate and has an input/output (I/O) pad. The seal ring is formed on the silicon substrate and surrounds the circuit and the I/O pad. The ground ring is formed between the silicon substrate and the I/O pad, and the ground ring is electrically connected with the seal ring. The guard ring is formed above the silicon substrate and surrounds the I/O pad, and the guard ring is electrically connected with the seal ring.Type: GrantFiled: November 19, 2004Date of Patent: August 7, 2007Assignee: Airoha Technology Corp.Inventor: Sheng-Yow Chen
-
Patent number: 7250353Abstract: A MEMs (microelectromechanical systems) structure is provided. In one implementation, the MEMs structure includes a substrate wafer including a MEMs device formed on a surface of the substrate wafer, and a MEMs cover structure to cover the MEMs device formed on the surface of the substrate wafer. The MEMs cover structure comprises a first wafer bonded to a second wafer, in which only the first wafer of the MEMs cover structure is sawed through and not the second wafer of the MEMs cover structure during dicing of the MEMs structure.Type: GrantFiled: March 29, 2005Date of Patent: July 31, 2007Assignee: InvenSense, Inc.Inventors: Steven S. Nasiri, Anthony Francis Flannery, Jr., Martin Lim
-
Patent number: 7227254Abstract: A packaged IC includes an IC die with signal and signal complement traces positioned relative to each other to maximize broadside coupling for a matching impedance. The signal and signal complement traces are electrically connected to transmission or receive channels of the IC die. Use of a broadside coupled trace configuration alleviates routing congestion in an IC package and permits an IC to accommodate a greater number of channels within a given surface area than is possible under the prior art.Type: GrantFiled: April 2, 2002Date of Patent: June 5, 2007Assignee: Agilent Technologies, Inc.Inventors: Nurwati S Devnani, James Oliver Barnes, Charles E Moore, Benny W H Lai
-
Patent number: 7202546Abstract: An integrated circuit including a copper interconnection layer includes an aluminum distribution layer overlying the copper interconnection layer to distribute external electrical signals such as power, ground, and clock signals throughout the die of the device. The distribution layer overlies the copper interconnection layer in a grid pattern which connects to the copper interconnection layer through a plurality of vias. The distribution layer further includes a plurality of wire bond pads to permit wire bonding between the distribution layer and bonding pads of the integrated circuit package.Type: GrantFiled: October 3, 2003Date of Patent: April 10, 2007Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Salvador Salcido, Jr., Michael G. Kelly, Michael D. Cusack, Ravindhar K. Kaw
-
Patent number: 7196394Abstract: A method of forming a semiconducting wafer is provided that utilizes fewer processing operations, reduces process variation, and lowers cost as well as production time. The method provided further improves via reliability by permitting vias to be formed with consistent aspect ratios. Devices and method are provided that substantially eliminate four way intersections on semiconductor wafers between conducting elements and supplemental elements. The devices and methods provide a more uniform deposition rate of a subsequent dielectric layer. Four way intersections are removed from both conductive element regions as well as supplemental element regions.Type: GrantFiled: December 22, 2003Date of Patent: March 27, 2007Assignee: Micron Technology, Inc.Inventors: Philip J. Ireland, Werner Juengling, Stephen M. Krazit
-
Patent number: 7173315Abstract: In a semiconductor device in which a control circuit region and a power transistor region are formed, a first dummy region is formed between a ground side transistor composing a push-pull circuit and the control circuit region while a second dummy region is formed between the ground side transistor and the end part of a semiconductor substrate. The first and second dummy regions have a conductive type different from that of the semiconductor substrate. The second dummy region is connected electrically to a part of the semiconductor substrate between the ground side transistor and the first dummy region.Type: GrantFiled: October 13, 2005Date of Patent: February 6, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Hideki Shirokoshi
-
Patent number: 7170109Abstract: A technique enabling to improve element isolation characteristic of a semiconductor device is provided. An element isolation structure is provided in a semiconductor substrate in which a silicon layer, a compound semiconductor layer and a semiconductor layer are laminated in this order. The element isolation structure is composed of a trench, a semiconductor film, and first and second insulating films. The trench extends through the semiconductor layer and extends to the inside of the compound semiconductor layer. The semiconductor film is provided on the surface of the trench, and the first insulating film is provided on the semiconductor film. The second insulting film is provided on the first insulating film and fills the trench.Type: GrantFiled: June 10, 2004Date of Patent: January 30, 2007Assignee: Renesas Technology Corp.Inventors: Kohei Sugihara, Kazunobu Ota, Hidekazu Oda, Takahashi Hayashi
-
Patent number: 7138686Abstract: A system-on chip (SOC) (100) and method of isolating noise in a SOC, including a plurality of noise sensitive circuit blocks (120, 220) and ESD protected pads (302, 304, 306, 308, 310, 312, and 314). A VDD isolation pad (302) is connected to an N well ring (124) of the first noise sensitive circuit (120) to collect noise from the substrate (110) and isolate the circuit from the P well region (112). A ground protected pad (304) is connected to an isolated P well (126) of a first noise sensitive circuit (120). The ground pad (304) collects noise from the isolated P well (126) and sends it to ground. A dedicated ground isolation pad (306) is connected to a P well ring (224) of a second noise sensitive circuit (220). The dedicated ground isolation pad (306) collects noise from the P well ring (224) and sends it to ground.Type: GrantFiled: May 31, 2005Date of Patent: November 21, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Suman K. Banerjee, Enrique Ferrer, Olin L. Hartin, Radu M. Secareanu
-
Patent number: 7135396Abstract: Methods of making a semiconductor structure are disclosed. A refractory metal layer containing W, TiW, Ta, or TaN and semiconductor layer are formed on a substrate that contains copper in, for example, a via therein. A portion of the refractory metal layer and semiconductor layer is removed by etching using a fluorine-containing compound. By using W, TiW, Ta, or TaN as the refractory metal layer material and employing fluorine-based etching, the copper portion in the substrate is not substantially etched, thus preventing corrosion of the copper portion.Type: GrantFiled: September 13, 2004Date of Patent: November 14, 2006Assignees: Spansion LLC, Advanced Micro Devices, Inc.Inventors: Calvin T. Gabriel, Jeffrey Shields
-
Patent number: 7135774Abstract: An aspect of the present invention provides an ohmic electrode that includes an SiC (silicon carbide) substrate, an impurity region selectively formed in a surface of the SiC substrate, an insulating film formed on the surface of the SiC substrate, a contact hole opened through the insulating film, to expose a surface of the impurity region, a conductive thermal reaction layer formed in the contact hole in contact with the impurity region, a conductive plug formed to fill the contact hole, an metal wiring formed on the insulating film and electrically coupled to the plug, and a diffusion preventive layer formed between the metal wiring and the plug to electrically couple the plug with the metal wiring, the diffusion preventive layer configured to prevent the diffusion of metal atoms from the metal wiring.Type: GrantFiled: March 3, 2005Date of Patent: November 14, 2006Assignee: Nissan Motor Co., Ltd.Inventor: Satoshi Tanimoto
-
Patent number: 7084477Abstract: To suppress defects occurred in a semiconductor substrate, a semiconductor device is constituted by having: the semiconductor substrate; an element isolating region having a trench formed in the semiconductor substrate and an embedding insulating film which is embedded into the trench; an active region formed adjacent to the element isolating region, in which a gate insulating film is formed and a gate electrode is formed on the gate insulating film; and a region formed in such a manner that at least a portion of the gate electrode is positioned on the element isolating region, and a first edge surface of an upper side of the embedding insulating film in a first element isolating region where the gate electrode is positioned is located above a second edge surface of the embedding insulating film in a second element isolating region where the gate electrode film is not positioned.Type: GrantFiled: June 23, 2003Date of Patent: August 1, 2006Assignees: Hitachi, Ltd., Trecenti Technologies, Inc.Inventors: Norio Ishitsuka, Tomio Iwasaki, Hiroyuki Ohta, Hideo Miura, Masahito Takahashi, Norio Suzuki, Shuji Ikeda, Hideki Tanaka, Hiroyuki Mima