Capacitor Stacked Over Transfer Transis Tor (epo) Patents (Class 257/E21.648)
E Subclasses
-
Patent number: 8748257Abstract: Capacitor plates, capacitors, semiconductor devices, and methods of manufacture thereof are disclosed. In one embodiment, a capacitor plate includes at least one via and at least one conductive member coupled to the at least one via. The at least one conductive member comprises an enlarged region proximate the at least one via.Type: GrantFiled: May 4, 2011Date of Patent: June 10, 2014Assignee: Infineon Technologies AGInventor: Sun-Oo Kim
-
Patent number: 8728887Abstract: A method for fabricating a capacitor of a semiconductor device includes sequentially forming an etch-stop layer and a mold layer over a substrate, sequentially forming a support layer and a hard mask pattern over the mold layer, forming a storage node hole by etching the support layer and the mold layer using the hard mask pattern as an etch barrier, forming a barrier layer on the sidewall of the mold layer inside the storage node hole, etching the etch-stop layer under the storage node hole, forming a storage node inside the storage node hole, and removing the hard mask pattern, the mold layer, and the barrier layer.Type: GrantFiled: May 10, 2012Date of Patent: May 20, 2014Assignee: Hynix SemiconductorInventors: Jeong-Yeop Lee, Hyung-Soon Park, Young-Bang Lee, Su-Young Kim
-
Patent number: 8692305Abstract: Semiconductor device structures include an at least partially formed container capacitor having a generally cylindrical first conductive member with at least one inner sidewall surface, a lattice material at least partially laterally surrounding an upper end portion of the first conductive member, an anchor material, and at least one aperture extending through the lattice material between the at least partially formed container capacitor and an adjacent at least partially formed container capacitor. Other structures include an at least partially formed container capacitor, a lattice material, and an anchor material disposed over a surface of the lattice material and at least a portion of an end surface of the first conductive member and forming a chemical barrier over at least a portion of an interface between the lattice material and the upper end portion of the first conductive member.Type: GrantFiled: November 1, 2011Date of Patent: April 8, 2014Assignee: Micron Technology, Inc.Inventors: Brett Busch, Kevin R. Shea, Thomas A. Figura
-
Patent number: 8680595Abstract: A method and structure are disclosed that are advantageous for aligning a contact plug within a bit line contact corridor (BLCC) to an active area of a DRAM that utilizes an insulated sleeve structure. A sleeve insulator layer is deposited in an opening to protect one or more conductor layers from conductive contacts formed in the opening. The sleeve insulator layer electrically insulates a conductive plug from the conductor layer and self-aligns the BLCC so as to improve contact plug alignment tolerances between the BLCC and the capacitor or conductive components.Type: GrantFiled: June 28, 2011Date of Patent: March 25, 2014Assignee: Micron Technology, Inc.Inventors: Philip J. Ireland, Howard E. Rhodes
-
Patent number: 8680649Abstract: A multi-layer capacitor of staggered construction is formed of one or more layers having tapered sidewall(s). The edge(s) of the capacitor film(s) can be etched to have a gentle slope, which can improve adhesion of the overlying layers and provide more uniform film thickness. The multi-layer capacitor can be used in various applications such as filtering and decoupling.Type: GrantFiled: August 22, 2008Date of Patent: March 25, 2014Assignee: STMicroelectronics (Tours) SASInventor: Guillaume Guégan
-
Patent number: 8647944Abstract: A semiconductor device including a semiconductor substrate having a logic formation region where a logic device is formed; a first impurity region formed in an upper surface of the semiconductor substrate in the logic formation region; a second impurity region formed in an upper surface of the semiconductor substrate in the logic formation region; a third impurity region formed in an upper surface of the first impurity region and having a conductivity type different from that of the second impurity region; a fourth region formed in an upper surface of the second impurity region and having a conductivity type different from that of the second impurity region; a first silicide film formed in an upper surface of the third impurity region; a second silicide film formed in an upper surface of the fourth impurity region and having a larger thickness than the first silicide film.Type: GrantFiled: June 26, 2013Date of Patent: February 11, 2014Assignee: Renesas Electronics CorporationInventor: Hiroki Shinkawata
-
Patent number: 8637364Abstract: An amorphous carbon film and an interlayer insulation film are formed in a memory cell region and a peripheral circuit region, respectively. An insulating film is formed on the amorphous carbon film and the interlayer insulation film. A portion of the insulating film that corresponds to capacitors on the amorphous carbon film is removed so that lower electrodes of the capacitors are supported from opposite sides of the lower electrodes. An insulating film pattern continuously extends from the memory cell region to the peripheral circuit region wholly covered with the insulating film pattern. Subsequently, the amorphous carbon film is removed to leave the capacitors supported by the insulating film pattern on both sides of the lower electrodes.Type: GrantFiled: April 25, 2012Date of Patent: January 28, 2014Inventor: Yasuhiko Ueda
-
Patent number: 8609457Abstract: Generally, the present disclosure is directed to a semiconductor device with DRAM bit lines made from the same material as the gate electrodes in non-memory regions of the device, and methods of making the same. One illustrative method disclosed herein comprises forming a semiconductor device including a memory array and a logic region. The method further comprises forming a buried word line in the memory array and, after forming the buried word line, performing a first common process operation to form at least a portion of a conductive gate electrode in the logic region and to form at least a portion of a conductive bit line in the memory array.Type: GrantFiled: May 3, 2011Date of Patent: December 17, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Peter Baars, Till Schloesser, Frank Jakubowski
-
Patent number: 8580681Abstract: A device manufacturing method includes: sequentially forming a first sacrificial film, a first support film, a second sacrificial film, and a second support film on a semiconductor substrate; forming a hole to pass through these films; forming a crown-shaped electrode covering an inner surface of the hole and connected to the second support film and the first support film; forming a first opening in the second support film into a first pattern designed such that the connection between the crown-shaped electrode and the second support film is at least partially maintained; removing at least a part of the second sacrificial film through the first opening; forming a second opening in the first support film with use of the first opening; and removing the first sacrificial film through the second opening. This method is able to prevent misalignment of openings between the support films.Type: GrantFiled: July 20, 2012Date of Patent: November 12, 2013Assignee: Elpida Memory, Inc.Inventor: Nobuyuki Sako
-
Patent number: 8569819Abstract: A metal oxide first electrode layer for a MIM DRAM capacitor is formed wherein the first and/or second electrode layers contain one or more dopants up to a total doping concentration that will not prevent the electrode layers from crystallizing during a subsequent anneal step. One or more of the dopants has a work function greater than about 5.0 eV. One or more of the dopants has a resistivity less than about 1000 ??cm. Advantageously, the electrode layers are conductive molybdenum oxide.Type: GrantFiled: June 11, 2013Date of Patent: October 29, 2013Assignees: Intermolecular, Inc., Elpida Memory, Inc.Inventors: Xiangxin Rui, Hiroyuki Ode
-
Patent number: 8552554Abstract: A heat dissipation structure for an electronic device includes a body having a first surface and a second surface opposite to the first surface. A silicon-containing insulating layer is disposed on the first surface of the body. A chemical vapor deposition (CVD) diamond film is disposed on the silicon-containing insulating layer. A first conductive pattern layer is disposed on the silicon-containing insulating layer, wherein the first conductive pattern layer is enclosed by and spaced apart from the CVD diamond film. A method for fabricating a heat dissipation structure for an electronic device and an electronic package having the heat dissipation structure are also disclosed.Type: GrantFiled: December 20, 2011Date of Patent: October 8, 2013Assignee: Industrial Technology Research InstituteInventors: Ra-Min Tain, Ming-Ji Dai, Yon-Hua Tzeng
-
Patent number: 8541829Abstract: A nonvolatile semiconductor memory includes a memory cell transistor including a first floating gate electrode layer formed on a first tunneling insulating film, a first inter-gate insulating film, first and second control gate electrode layers, and a first metallic silicide film; a high voltage transistor including a high voltage gate electrode layer formed on a high voltage gate insulating film, a second inter-gate insulating film having an aperture, third and fourth control gate electrode layers, and a second metallic silicide film; a low voltage transistor including a second floating gate electrode layer formed on a second tunneling insulating film, a third inter-gate insulating film having an aperture, fifth and sixth control gate electrode layers, and a third metallic silicide film; and a liner insulating film directly disposed on source and drain regions of each of the memory cell transistor, the low voltage transistor, and the high voltage transistor.Type: GrantFiled: September 19, 2011Date of Patent: September 24, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kikuko Sugimae, Masayuki Ichige, Fumitaka Arai, Yasuhiko Matsunaga, Atsuhiro Sato
-
Patent number: 8513807Abstract: Methods for forming ruthenium films and semiconductor devices such as capacitors that include the films are provided.Type: GrantFiled: February 28, 2012Date of Patent: August 20, 2013Assignee: Micron Technology, Inc.Inventors: Vishwanath Bhat, Dan Gealy, Vassil Antonov
-
Patent number: 8486780Abstract: A metal oxide first electrode layer for a MIM DRAM capacitor is formed wherein the first and/or second electrode layers contain one or more dopants up to a total doping concentration that will not prevent the electrode layers from crystallizing during a subsequent anneal step. One or more of the dopants has a work function greater than about 5.0 eV. One or more of the dopants has a resistivity less than about 1000 ?? cm. Advantageously, the electrode layers are conductive molybdenum oxide.Type: GrantFiled: August 29, 2011Date of Patent: July 16, 2013Assignees: Intermolecular, Inc., Elpida Memory, Inc.Inventors: Xiangxin Rui, Hiroyuki Ode
-
Patent number: 8471321Abstract: A semiconductor device, having a memory cell region and a peripheral circuit region, includes an insulating film, having an upper surface, formed on a major surface of a semiconductor substrate to extend from the memory cell region to the peripheral circuit region. A capacitor lower electrode assembly is formed in the memory cell region to upwardly extend to substantially the same height as the upper surface of the insulating film on the major surface of the semiconductor substrate. Additionally, the lower electrode assembly includes first and second lower electrodes that are adjacent through the insulating film. A capacitor upper electrode is formed on the capacitor lower electrode through a dielectric film, to extend onto the upper surface of the insulating film. The capacitor lower electrode includes a capacitor lower electrode part having a top surface and a bottom surface.Type: GrantFiled: September 13, 2010Date of Patent: June 25, 2013Assignee: Renesas Electronics CorporationInventors: Yoshinori Tanaka, Masahiro Shimizu, Hideaki Arima
-
Patent number: 8466561Abstract: A semiconductor module includes a power semiconductor chip and a passive discrete component. The semiconductor chip includes on its top side and/or on the back side a large-area contact, which in its two-dimensional extent takes up the top side and/or the back side of the semiconductor chip virtually completely. The passive component, arranged in a package, is stacked on one of the large-area contacts. The electrode of the passive component is electrically connected with one of the large-area contacts. The counter electrode of the passive component is operatively connected with a control or signal electrode of the power semiconductor chip or an electrode of a further semiconductor chip.Type: GrantFiled: July 24, 2007Date of Patent: June 18, 2013Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Patent number: 8441097Abstract: Methods to form memory devices having a MIM capacitor with a recessed electrode are described. In one embodiment, a method of forming a MIM capacitor with a recessed electrode includes forming an excavated feature defined by a lower portion that forms a bottom and an upper portion that forms sidewalls of the excavated feature. The method includes depositing a lower electrode layer in the feature, depositing an electrically insulating layer on the lower electrode layer, and depositing an upper electrode layer on the electrically insulating layer to form the MIM capacitor. The method includes removing an upper portion of the MIM capacitor to expose an upper surface of the electrode layers and then selectively etching one of the electrode layers to recess one of the electrode layers. This recess isolates the electrodes from each other and reduces the likelihood of a current leakage path between the electrodes.Type: GrantFiled: December 23, 2009Date of Patent: May 14, 2013Assignee: Intel CorporationInventors: Joseph M. Steigerwald, Nick Lindert, Steven J. Keating, Christopher J. Jezewski, Timothy E. Glassman
-
Patent number: 8436408Abstract: An integrated circuit includes a circuit module having a plurality of active components coupled between a pair of supply nodes, and a capacitive decoupling module coupled to the circuit module. The capacitive decoupling module includes a plurality of metal-insulator-metal (MiM) capacitors coupled in series between the pair of supply nodes, wherein a voltage between the supply nodes is divided across the plurality of MiM capacitors, thereby reducing voltage stress on the capacitors.Type: GrantFiled: September 17, 2008Date of Patent: May 7, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuo-Chi Tu, Huey-Chi Chu, Kuo-Cheng Ching
-
Patent number: 8404555Abstract: A fabricating method of a semiconductor device is provided. Pillars are formed on a substrate. A first oxide layer is continuously formed on upper surfaces and side walls of the pillars by non-conformal liner atomic layer deposition. The first oxide layer continuously covers the pillars and has at least one first opening. The first oxide layer is partially removed to expose the upper surfaces of the pillars, and a first supporting element is formed on the side wall of each of the pillars. The first supporting element is located at a first height on the side wall of the corresponding pillar and surrounds the periphery of the corresponding pillar. The first supporting elements around two adjacent pillars are connected and the first supporting elements around two opposite pillars do not mutually come into contact and have a second opening therebetween.Type: GrantFiled: August 10, 2010Date of Patent: March 26, 2013Assignee: Nanya Technology CorporationInventor: Charles C. Wang
-
Patent number: 8349696Abstract: A bilayer second electrode for a MIM DRAM capacitor is formed wherein the layer of the electrode that is in contact with the dielectric layer (i.e. bottom layer) has a composition that is resistant to oxidation during subsequent anneal steps and have rutile templating capability. Examples include SnO2 and RuO2. The capacitor stack including the bottom layer is subjected to a PMA treatment to reduce the oxygen vacancies in the dielectric layer and reduce the interface states at the dielectric/second electrode interface. The other component of the bilayer (i.e. top layer) is a high work function, high conductivity metal or conductive metal compound.Type: GrantFiled: August 1, 2011Date of Patent: January 8, 2013Assignee: Intermolecular, Inc.Inventors: Hanhong Chen, Hiroyuki Ode
-
Publication number: 20120305999Abstract: Provided are a semiconductor device capable of increasing an ON current with a reduced channel resistance, and also capable of stably and independently operating respective transistors, and a method of manufacturing the semiconductor device. A semiconductor device includes a fin portion located in a manner that a part of an active region protrudes from a bottom portion of a gate groove, a gate insulating film for covering the gate groove and a surface of the fin portion, a gate electrode which is embedded within a lower portion of the gate groove and formed so as to straddle the fin portion via the gate insulating film, a first diffusion region, a second diffusion region, and a carrier capture region provided in the surface of the fin portion.Type: ApplicationFiled: May 31, 2012Publication date: December 6, 2012Applicant: ELPIDA MEMORY, INC.Inventor: Kensuke OKONOGI
-
Patent number: 8283236Abstract: Some embodiments include capacitors. The capacitors may include container-shaped storage node structures that have, along a cross-section, a pair of upwardly-extending sidewalls. Individual sidewalls may have a narrower segment over a wider segment. Capacitor dielectric material and capacitor electrode material may be along the narrower and wider segments of the sidewalls. Some embodiments include methods of forming capacitors in which an initial container-shaped storage node structure is formed to have a pair of upwardly-extending sidewalls along a cross-section, with the sidewalls being of thickness that is substantially constant or increasing from a base to a top of the initial structure. The initial structure is then converted into a modified storage node structure by reducing thicknesses of upper segments of the sidewalls while leaving thicknesses of lower segments of the sidewalls substantially unchanged.Type: GrantFiled: January 20, 2011Date of Patent: October 9, 2012Assignee: Micron Technology, Inc.Inventors: Duane M. Goodner, Sanjeev Sapra, Darwin Franseda Fan
-
Patent number: 8268695Abstract: Some embodiments include methods of making stud-type capacitors utilizing carbon-containing support material. Openings may be formed through the carbon-containing support material to electrical nodes, and subsequently conductive material may be grown within the openings. The carbon-containing support material may then be removed, and the conductive material utilized as stud-type storage nodes of stud-type capacitors. The stud-type capacitors may be incorporated into DRAM, and the DRAM may be utilized in electronic systems.Type: GrantFiled: August 13, 2008Date of Patent: September 18, 2012Assignee: Micron Technology, Inc.Inventors: Mark Kiehlbauch, Kevin R. Shea
-
Patent number: 8198126Abstract: The invention relates to a method for producing a solid electrolytic capacitor with excellent LC value, comprising sequentially stacking a dielectric oxide film, a semiconductor layer and an electrode layer on a sintered body of conductive powder to which an anode lead is connected and then encapsulating the whole with an outer jacket resin, wherein surface area of a cathode plate used in forming the semiconductor layer on the dielectric oxide film by applying current between the conductor having the dielectric oxide film thereon used as anode and the cathode plate provided in electrolysis solution is made larger by 10 times or more than its apparent surface area to thereby efficiently form the semiconductor layer, a capacitor produced by the method, and electronic circuits and electronic devices using the capacitor.Type: GrantFiled: June 30, 2006Date of Patent: June 12, 2012Assignee: Showa Denko K.K.Inventor: Kazumi Naito
-
Publication number: 20120119277Abstract: A memory device includes a plurality of isolations and trench fillers arranged in an alternating manner in a direction, a plurality of mesa structures between the isolations and trench fillers, and a plurality of word lines each overlying a side surface of the respective mesa. In one embodiment of the present invention, the width measured in the direction of the trench filler is smaller than that of the isolation, each mesa structure includes at least one paired source/drain regions and at least one channel base region corresponding to the paired source/drain regions, and each of the word lines is on a side surface of the mesa structure, adjacent the respective isolation, and is arranged adjacent the channel base region.Type: ApplicationFiled: November 12, 2010Publication date: May 17, 2012Applicant: NANYA TECHNOLOGY CORP.Inventors: YING CHENG CHUANG, PING CHENG HSU, SHENG WEI YANG, MING CHENG CHANG, HUNG MING TSAI
-
Publication number: 20120086066Abstract: A semiconductor memory device includes a semiconductor substrate, a semiconductor pillar extending from the semiconductor substrate, the semiconductor pillar comprising a first region, a second region, and a third region, the second region positioned between the first region and the third region, the third region positioned between the second region and the semiconductor substrate, immediately adjacent regions having different conductivity types, a first gate pattern disposed on the second region with a first insulating layer therebetween, and a second gate pattern disposed on the third region, wherein the second region is ohmically connected to the substrate by the second gate pattern.Type: ApplicationFiled: April 29, 2011Publication date: April 12, 2012Inventors: Daeik KIM, HyeongSun HONG, Yoosang HWANG, Hyun-Woo CHUNG
-
Patent number: 8138039Abstract: A vertical transistor having a wrap-around-gate and a method of fabricating such a transistor. The wrap-around-gate (WAG) vertical transistors are fabricated by a process in which source, drain and channel regions of the transistor are automatically defined and aligned by the fabrication process, without photolithographic patterning.Type: GrantFiled: March 25, 2011Date of Patent: March 20, 2012Assignee: Micron Technology, Inc.Inventors: Sanh D. Tang, Robert J. Burke, Anand Srinivasan
-
Patent number: 8129251Abstract: A METAL-INSULATOR-METAL structured capacitor is formed with polysilicon instead of an oxide film as a sacrificial layer material that defines a storage electrode region. A MPS (Meta-stable Poly Silicon) process is performed to increase the surface area of the sacrificial layer that defines the storage electrode region and also increase the area of the storage electrode formed over sacrificial layer. This process results in increasing the capacity of the capacitor in a stable manner.Type: GrantFiled: November 13, 2006Date of Patent: March 6, 2012Assignee: Hynix Semiconductor Inc.Inventor: Won Sun Seo
-
Patent number: 8124528Abstract: Methods for forming ruthenium films and semiconductor devices such as capacitors that include the films are provided.Type: GrantFiled: April 10, 2008Date of Patent: February 28, 2012Assignee: Micron Technology, Inc.Inventors: Vishwanath Bhat, Dan Gealy, Vassil Antonov
-
Patent number: 8119476Abstract: In a method of forming a capacitor, a first mold layer pattern including a first insulating material may be formed on a substrate. The first mold layer pattern may have a trench. A supporting layer including a second insulating material may be formed in the trench. The second insulating material may have an etching selectivity with respect to the first insulating material. A second mold layer may be formed on the first mold layer pattern and the supporting layer pattern. A lower electrode may be formed through the second mold layer and the first mold layer pattern. The lower electrode may make contact with a sidewall of the supporting layer pattern. The first mold layer pattern and the second mold layer may be removed. A dielectric layer and an upper electrode may be formed on the lower electrode and the supporting layer pattern.Type: GrantFiled: October 18, 2010Date of Patent: February 21, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Hyuk Kang, Bo-Un Yoon, Kun-Tack Lee, Woo-Gwan Shim, Ji-Hoon Cha, Im-Soo Park, Hyo-San Lee, Young-Hoo Kim, Jung-Min Oh
-
Patent number: 8093640Abstract: A method and system for fabricating a stacked capacitor and a DMOS transistor are disclosed. In one aspect, the method and system include providing a bottom plate, an insulator, and an additional layer including first and second plates. The insulator covers at least a portion of the bottom plate and resides between the first and second top plates and the bottom plate. The first and second top plates are electrically coupled through the bottom plate. In another aspect, the method and system include forming a gate oxide. The method and system also include providing SV well(s) after the gate oxide is provided. A portion of the SV well(s) resides under a field oxide region of the device. Each SV well includes first, second, and third implants having a sufficient energy to provide the portion of the SV well at a desired depth under the field oxide region without significant additional thermal processing. A gate, source, and drain are also provided.Type: GrantFiled: July 13, 2009Date of Patent: January 10, 2012Assignee: Atmel CorporationInventors: Stefan Schwantes, Volker Dudek, Michael Graf, Alan Renninger, James Shen
-
Patent number: 8089113Abstract: The present method of fabricating a memory device includes the steps of providing a dielectric layer, providing an opening in the dielectric layer, providing a first conductive body in the opening in the dielectric layer, providing a switching body in the opening, and providing a second conductive body in the opening.Type: GrantFiled: December 5, 2006Date of Patent: January 3, 2012Assignee: Spansion LLCInventors: Suzette K. Pangrle, Steven Avanzino, Sameer Haddad, Michael VanBuskirk, Manuj Rathor, James Xie, Kevin Song, Christie Marrian, Bryan Choo, Fei Wang, Jeffrey A. Shields
-
Patent number: 8058126Abstract: Methods of forming semiconductor devices that include one or more container capacitors include anchoring an end of a conductive member to a surrounding lattice material using an anchor material, which may be a dielectric. The anchor material may extend over at least a portion of an end surface of the conductive member, at least a portion of the lattice material, and an interface between the conductive member and the lattice material. In some embodiments, the anchor material may be formed without significantly covering an inner sidewall surface of the conductive member. Furthermore, in some embodiments, a barrier material may be provided over at least a portion of the anchor material and over at least a portion of an inner sidewall surface of the conductive member. Novel semiconductor devices and structures are fabricated using such methods.Type: GrantFiled: February 4, 2009Date of Patent: November 15, 2011Assignee: Micron Technology, Inc.Inventors: Brett Busch, Kevin R. Shea, Thomas A. Figura
-
Patent number: 8048758Abstract: A method for fabricating a capacitor includes forming an isolation layer over a cell region and a peripheral region of a substrate. The isolation layer forms a plurality of open regions in the cell region. Storage nodes are formed on surfaces of the open regions. A sacrificial pattern is formed over the isolation layer and covers the cell region. The isolation layer is etched in the peripheral region to expose side portions of the resulting structure obtained after forming the sacrificial pattern in the cell region. With the sacrificial pattern supporting the storage nodes, the isolation layer in the cell region is removed. The sacrificial pattern is then removed.Type: GrantFiled: March 22, 2011Date of Patent: November 1, 2011Assignee: Hynix Semiconductor Inc.Inventors: Jae-Sung Roh, Kee-Jeung Lee, Han-Sang Song, Seung-Jin Yeom, Deok-Sin Kil, Young-Dae Kim, Jin-Hyock Kim
-
Patent number: 8012836Abstract: Semiconductor devices and methods for fabricating the same are provided. An exemplary embodiment of a semiconductor device comprises a substrate with a plurality of isolation structures formed therein, defining first and second areas over the substrate. A transistor is formed on a portion of the substrate in the first and second areas, respectively, wherein the transistor in the second area is formed with merely a pocket doping region in the substrate adjacent to a drain region thereof. A first dielectric layer is formed over the substrate, covering the transistor formed in the first and second areas. A plurality of first contact plugs is formed through the first dielectric layer, electrically connecting a source region and a drain region of the transistor in the second area, respectively. A second dielectric layer is formed over the first dielectric layer with a capacitor formed therein, wherein the capacitor electrically connects one of the first contact plugs.Type: GrantFiled: September 28, 2006Date of Patent: September 6, 2011Assignee: Taiwan Semiconductor Manufacuturing Co., Ltd.Inventors: Kuo-Chyuan Tzeng, Jian-Yu Shen, Kuo-Chi Tu, Kuo-Ching Huang, Chin-Yang Chang
-
Patent number: 8008159Abstract: A semiconductor device includes: a first interlayer insulating film; a first conductive member provided lower than the first interlayer insulating film; a contact plug that penetrates through the first interlayer insulating film, and is electrically connected to the first conductive member, the contact plug including a small-diameter part, and a large-diameter part arranged on the small-diameter part, an outer diameter of the large-diameter part being larger than an outer diameter of the small-diameter part, and the outer diameter of the large-diameter part being larger than an outer diameter of a connection face between the second conductive member and the large-diameter part; and a second conductive member that is provided on the first interlayer insulating film, and is electrically connected to the contact plug.Type: GrantFiled: July 3, 2008Date of Patent: August 30, 2011Assignee: Elpida Memory, Inc.Inventor: Hiroo Nishi
-
Publication number: 20110204428Abstract: A method and circuit for implementing an embedded dynamic random access memory (eDRAM), and a design structure on which the subject circuit resides are provided. The embedded dynamic random access memory (eDRAM) circuit includes a stacked field effect transistor (FET) and capacitor. The capacitor is fabricated directly on top of the FET to build the eDRAM.Type: ApplicationFiled: February 25, 2010Publication date: August 25, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Karl Robert Erickson, David Paul Paulsen, John Edward Sheets, II, Kelly L. Williams
-
Patent number: 8003462Abstract: A first electrode film containing TiAlN and a main dielectric film containing tantalum oxide are formed over a semiconductor substrate. Anneal is performed in the state that the first electrode film and the main dielectric film are formed, to react aluminum (Al) in the first electrode film with oxygen (O) in the main dielectric film and form a subsidiary dielectric film containing aluminum oxide at an interface between the first electrode film and the main dielectric film. A second electrode film is formed facing the first electrode film via the main dielectric film and the subsidiary dielectric film.Type: GrantFiled: February 4, 2009Date of Patent: August 23, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Masaaki Nakabayashi
-
Patent number: 7985645Abstract: A semiconductor device having a high aspect cylindrical capacitor and a method for fabricating the same is presented. The high aspect cylindrical type capacitor is a stable structure which is not prone to causing bunker defects and losses in a guard ring. The semiconductor device includes the cylindrical type capacitor structure, a storage node oxide, a guard ring hole, a conductive layer, and a capping oxide. The cylindrical type capacitor structure in a cell region includes a cylindrical type lower electrode, a dielectric and an upper electrode. The storage node oxide is in a peripheral region over the semiconductor substrate. The conductive layer coating the guard ring hole. The guard ring hole at a boundary of the peripheral region that adjoins the cell region over the semiconductor substrate. The capping oxide partially fills in a part of the conductive layer. The gapfill film filling in the rest of the conductive layer.Type: GrantFiled: December 30, 2009Date of Patent: July 26, 2011Assignee: Hynix Semiconductor Inc.Inventors: Cheol Hwan Park, Ho Jin Cho, Dong Kyun Lee
-
Publication number: 20110171796Abstract: A vertical transistor having a wrap-around-gate and a method of fabricating such a transistor. The wrap-around-gate (WAG) vertical transistors are fabricated by a process in which source, drain and channel regions of the transistor are automatically defined and aligned by the fabrication process, without photolithographic patterning.Type: ApplicationFiled: March 25, 2011Publication date: July 14, 2011Inventors: Sanh D. Tang, Robert J. Burke, Anand Srinivasan
-
Patent number: 7968403Abstract: A method and structure are disclosed that are advantageous for aligning a contact plug within a bit line contact corridor (BLCC) to an active area of a DRAM that utilizes an insulated sleeve structure. A sleeve insulator layer is deposited in an opening to protect one or more conductor layers from conductive contacts formed in the opening. The sleeve insulator layer electrically insulates a conductive plug from the conductor layer and self-aligns the BLCC so as to improve contact plug alignment tolerances between the BLCC and the capacitor or conductive components.Type: GrantFiled: September 1, 2006Date of Patent: June 28, 2011Assignee: Micron Technology, Inc.Inventors: Philip J. Ireland, Howard E. Rhodes
-
Patent number: 7968447Abstract: A semiconductor device may include plugs disposed in a zigzag pattern, interconnections electrically connected to the plugs and a protection pattern which is interposed between the plugs and the interconnections to selectively expose the plugs. The interconnections may include a connection portion which is in contact with plugs selectively exposed by the protection pattern. A method of manufacturing a semiconductor device includes, after forming a molding pattern and a mask pattern, selectively etching a protection layer using the mask pattern to form a protection pattern exposing a plug.Type: GrantFiled: May 13, 2009Date of Patent: June 28, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Ho Lee, Jae-Hwang Sim, Jae-Kwan Park, Mo-Seok Kim, Jong-Min Lee, Dong-Sik Lee
-
Patent number: 7960226Abstract: On-chip decoupling capacitor structures, and methods of fabricating such decoupling capacitors are disclosed. On-chip decoupling capacitors help to reduce or prevent L di/dt voltage droop on the power grid for high surge current conditions. The inclusion of one or more decoupling capacitors on a chip, in close proximity to the power grid conductors reduces parasitic inductance and thereby provides improved decoupling performance with respect to high frequency noise. In one embodiment of the present invention, a capacitor stack structure is inserted between metal interconnect layers. Such a capacitor stack may consist of a bottom electrode/barrier; a thin dielectric material having a high dielectric constant; and a top electrode/barrier. In an alternative embodiment, the bottom electrode and/or bottom metal interconnect layer have three dimensional texture to increase the surface area of the capacitor.Type: GrantFiled: December 23, 2005Date of Patent: June 14, 2011Assignee: Intel CorporationInventors: Bruce A. Block, Richard Scott List, Ruitao Zhang
-
Patent number: 7939404Abstract: A manufacturing method of a capacitor of a semiconductor device includes a first step of forming a graphene seed film over a substrate; a second step of increasing surface energy of the graphene seed film and performing a first plasma process to the graphene seed film; a third step of growing a graphene on the graphene seed film; a fourth step of growing a nano tube or a nano wire using the graphene as a mask; and a fifth step of sequentially forming a dielectric film and a conductive layer over the nano tube or the nano wire.Type: GrantFiled: December 28, 2009Date of Patent: May 10, 2011Assignee: Hynix Semiconductor IncInventor: Chi Hwan Jang
-
Patent number: 7935998Abstract: A structure and method of forming a body contact for a semiconductor-on-insulator trench device. The method including: forming set of mandrels on a top surface of a substrate, each mandrel of the set of mandrels arranged on a different corner of a polygon and extending above the top surface of the substrate, a number of mandrels in the set of mandrels equal to a number of corners of the polygon; forming sidewall spacers on sidewalls of each mandrel of the set of mandrels, sidewalls spacers of each adjacent pair of mandrels merging with each other and forming a unbroken wall defining an opening in an interior region of the polygon, a region of the substrate exposed in the opening; etching a contact trench in the substrate in the opening; and filling the contact trench with an electrically conductive material to form the contact.Type: GrantFiled: March 24, 2008Date of Patent: May 3, 2011Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ramachandra Divakaruni
-
Publication number: 20110092036Abstract: After forming a first capacitor hole, first mask material is filled in an upper portion of the first capacitor hole. A second capacitor hole is formed so that it is aligned with the first capacitor hole. After removing the first mask material, a lower electrode is formed in the first and second capacitor holes by one film formation step. After that, a capacitor dielectric film and an upper electrode are sequentially formed on the lower electrode.Type: ApplicationFiled: August 17, 2010Publication date: April 21, 2011Applicant: ELPIDA MEMORY, INC.Inventor: Yoshitaka NAKAMURA
-
Publication number: 20110086490Abstract: A single-side implanting process for capacitors of stack DRAM is disclosed. Firstly, form a stacked structure with a dielectric layer and an insulating nitride layer on a semi-conductor substrate and etch the stacked structure to form a plurality of trenches. Then, form conductive metal plates respectively on an upper surface of the stacked structure and bottoms of the trenches, form a continuous conductive nitride film, form a continuous oxide film, and form a photo resist layer for covering the trenches which are provided for isolation. Then, form a plurality of implanted oxide areas on a single-side surface, remove the photo resist layer, remove the plurality of implanted oxide areas, remove the conductive metal plates and the conductive nitride film uncovered by the oxide film, and remove the oxide film and the dielectric film.Type: ApplicationFiled: March 10, 2010Publication date: April 14, 2011Applicant: INOTERA MEMORIES, INC.Inventors: HSIAO-LEI WANG, SHIN BIN HUANG, CHING-NAN HSIAO, CHUNG-LIN HUANG
-
Publication number: 20110079837Abstract: A capacitor includes a substrate (110, 210), a first electrically insulating layer (120, 220) over the substrate, and a fin (130, 231) including a semiconducting material (135) over the first electrically insulating layer. A first electrically conducting layer (140, 810) is located over the first electrically insulating layer and adjacent to the fin. A second electrically insulating layer (150, 910) is located adjacent to the first electrically conducting layer, and a second electrically conducting layer (160, 1010) is located adjacent to the second electrically insulating layer. The first and second electrically conducting layers together with the second electrically insulating layer form a metal-insulator-metal stack that greatly increases the capacitance area of the capacitor. In one embodiment the capacitor is formed using what may be referred to as a removable metal gate (RMG) approach.Type: ApplicationFiled: December 14, 2010Publication date: April 7, 2011Inventors: Brian S. Doyle, Robert S. Chau, Suman Datta, Vivek De, Ali Keshavarzi, Dinesh Somasekhar
-
Patent number: 7919386Abstract: The invention includes methods of forming pluralities of capacitors. In one implementation, a method of forming a plurality of capacitors includes providing a plurality of capacitor electrodes within a capacitor array area over a substrate. The capacitor electrodes comprise outer lateral sidewalls. The plurality of capacitor electrodes is supported at least in part with a retaining structure which engages the outer lateral sidewalls. The retaining structure is formed at least in part by etching a layer of material which is not masked anywhere within the capacitor array area to form said retaining structure. The plurality of capacitor electrodes is incorporated into a plurality of capacitors. Other aspects and implementations are contemplated.Type: GrantFiled: April 27, 2009Date of Patent: April 5, 2011Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, D. Mark Durcan
-
Patent number: 7915133Abstract: A method of forming a ring-type capacitor is provided. The method includes providing a substrate; forming a patterned mask layer on the substrate, the patterned mask layer defining a ring pattern; removing the substrate by using the patterned mask layer as a mask to form a ring-type trench in the substrate; the ring-type trench including an inner wall and an outer wall; and forming a capacitor structure on the inner wall and the outer wall of the ring-type trench.Type: GrantFiled: December 10, 2007Date of Patent: March 29, 2011Assignee: Nanya Technology Corp.Inventors: Kuo-Yao Cho, Wen-Bin Wu, Chiang-Lin Shih, Jen-Jui Huang