Capacitor Stacked Over Transfer Transis Tor (epo) Patents (Class 257/E21.648)
E Subclasses
-
Patent number: 7575971Abstract: According to some embodiments, a capacitor includes a storage conductive pattern, a storage electrode having a complementary member enclosing a storage conductive pattern so as to complement an etch loss of the storage electrode, a dielectric layer disposed on the storage electrode, and a plate electrode disposed on the dielectric layer. Because the complementary member compensates for the etch loss of the storage electrode during several etching processes, the deterioration of the structural stability of the storage electrode may be prevented. Additionally, because the complementary member is formed on an upper portion of the storage electrode, the storage electrode may have a sufficient thickness to enhance the electrical characteristics of the capacitor that includes the storage electrode.Type: GrantFiled: August 11, 2006Date of Patent: August 18, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Je-Min Park, Jin-Jun Park
-
Patent number: 7563667Abstract: In a method for forming a semiconductor device, a device isolation layer is formed in a capacitor region of a silicon substrate, and a bottom electrode and a dielectric layer are formed on the device isolation layer. Insulation sidewalls are formed on both sides of the bottom electrode. A top electrode is formed on the dielectric layer, and simultaneously a gate electrode is formed in a transistor region of the silicon substrate. Source/drain impurity regions are formed in the silicon substrate at both sides of the gate electrode.Type: GrantFiled: December 13, 2007Date of Patent: July 21, 2009Assignee: Dongbu HiTek Co., Ltd.Inventors: Choul Joo Ko, Yong Jun Lee
-
Patent number: 7560334Abstract: A method and system for fabricating a stacked capacitor and a DMOS transistor are disclosed. In one aspect, the method and system include providing a bottom plate, an insulator, and an additional layer including first and second plates. The insulator covers at least a portion of the bottom plate and resides between the first and second top plates and the bottom plate. The first and second top plates are electrically coupled through the bottom plate. In another aspect, the method and system include forming a gate oxide. The method and system also include providing SV well(s) after the gate oxide is provided. A portion of the SV well(s) resides under a field oxide region of the device. Each SV well includes first, second, and third implants having a sufficient energy to provide the portion of the SV well at a desired depth under the field oxide region without significant additional thermal processing. A gate, source, and drain are also provided.Type: GrantFiled: October 20, 2005Date of Patent: July 14, 2009Assignee: Atmel CorporationInventors: Stefan Schwantes, Volker Dudek, Michael Graf, Alan Renninger, James Shen
-
Patent number: 7557015Abstract: The invention includes methods of forming pluralities of capacitors. In one implementation, a method of forming a plurality of capacitors includes providing a plurality of capacitor electrodes within a capacitor array area over a substrate. The capacitor electrodes comprise outer lateral sidewalls. The plurality of capacitor electrodes is supported at least in part with a retaining structure which engages the outer lateral sidewalls. The retaining structure is formed at least in part by etching a layer of material which is not masked anywhere within the capacitor array area to form said retaining structure. The plurality of capacitor electrodes is incorporated into a plurality of capacitors. Other aspects and implementations are contemplated.Type: GrantFiled: March 18, 2005Date of Patent: July 7, 2009Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, D. Mark Durcan
-
Patent number: 7550362Abstract: A method for manufacturing a semiconductor device includes forming a sacrificial layer for forming a lower electrode as an amorphous carbon layer in order to prevent collapsing of a cylindrical lower electrode. When an alignment process is not normally performed to arrange photoresist mask pattern for storage electrode and lower electrode contact plug due to optical absorbance of the amorphous carbon layer, a polysilicon layer is further formed over a SiON film used as a hard mask of the amorphous carbon layer, thereby reducing risk of misalignment and performing a stable process for forming a capacitor to increase yield of semiconductor devices.Type: GrantFiled: July 5, 2006Date of Patent: June 23, 2009Assignee: Hynix Semiconductor Inc.Inventors: Keun Do Ban, Cheol Kyu Bok
-
Patent number: 7550344Abstract: A semiconductor device includes: a lower hydrogen-barrier film; a capacitor formed on the lower hydrogen-barrier film and including a lower electrode, a capacitive insulating film, and an upper electrode; an interlayer dielectric film formed so as to cover the periphery of the capacitor; and an upper hydrogen-barrier film covering the top and lateral portions of the capacitor. An opening, which exposes the lower hydrogen-barrier film where the lower hydrogen-barrier film is located around the capacitor, and which is tapered and flares upward, is formed in the interlayer dielectric film, and the upper hydrogen-barrier film is formed along the lateral and bottom faces of the opening, and is in contact with the lower hydrogen-barrier film in the opening.Type: GrantFiled: August 10, 2007Date of Patent: June 23, 2009Assignee: Panasonic CorporationInventors: Toyoji Ito, Eiji Fujii, Kazuo Umeda
-
Patent number: 7538007Abstract: Disclosed is a semiconductor device with a flowable insulation layer formed on a capacitor and a method for fabricating the same. Particularly, the semiconductor device includes: a capacitor formed on a predetermined portion of a substrate; an insulation layer formed by stacking a flowable insulation layer and an undoped silicate glass layer on a resulting substrate structure including the substrate and the capacitor; and a metal interconnection line formed on the insulation layer. The method includes the steps of: forming a capacitor on a predetermined portion of a substrate; forming an insulation layer by stacking a flowable insulation layer and an undoped silicate glass layer on a resulting substrate structure including the substrate and the capacitor; and forming a metal interconnection line on the insulation layer.Type: GrantFiled: December 10, 2004Date of Patent: May 26, 2009Assignee: Hynix Semiconductor, Inc.Inventors: Sang-Tae Ahn, Dong-Sun Sheen, Seok-Pyo Song, Jong-Han Shin
-
Publication number: 20090127608Abstract: An integrated circuit including a memory cell array is shown. The memory cell array comprises word lines extending in a first direction and bit lines extending in a second direction intersecting the first direction and memory cells. The memory cells may include storage elements, bit line contacts for coupling a corresponding memory cell to a corresponding bit line. The bit line contacts are arranged in a checkerboard pattern with respect to the first direction, and the storage elements are arranged in a regular grid along the first and second directions, respectively.Type: ApplicationFiled: November 20, 2007Publication date: May 21, 2009Inventor: Rolf Weis
-
Patent number: 7534711Abstract: System and method for direct etching. According to an embodiment, the present invention provides a method for manufacturing an integrated circuit device. The method includes a step for providing a substrate having a contact region, which is provided between a first word line and a second word line. The contact region has an overlying plug structure, which is provided within a thickness of a first dielectric layer. The first dielectric layer includes a portion overlying the plug structure. The first dielectric layer has a planarized surface region. The method also includes a step for forming a first line and a second line and a space provided between the first word line and the second world line. The space is provided within a region overlying the plug structure.Type: GrantFiled: December 23, 2006Date of Patent: May 19, 2009Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Jingang Wu, Fei Luo, Guanqie Gao, Cheng Yang
-
Publication number: 20090108317Abstract: A method of fabricating a semiconductor device includes forming a first interlayer insulating film including a storage node contact plug over a semiconductor substrate. A second interlayer insulating film is formed over the first interlayer insulating film and the storage node contact plug. A mask pattern is formed over the second interlayer insulating film to expose a storage node region. The second interlayer insulating film and the first interlayer insulating film is selectively etched to form a recess exposing a portion of the storage node contact plug. A lower storage node is formed in the recess. The storage node includes a concave structure that surrounds the exposed storage node contact plug. A dip-out process is performed to remove the second interlayer insulating film. A dielectric film is formed over the semiconductor substrate including the lower storage node. A plate electrode is deposited over the dielectric film to form a capacitor.Type: ApplicationFiled: December 28, 2007Publication date: April 30, 2009Applicant: Hynix Semiconductor Inc.Inventor: Jung Tak SEO
-
Patent number: 7517753Abstract: The invention includes methods of forming pluralities of capacitors. In one implementation, a method of forming a plurality of capacitors includes anodically etching individual capacitor electrode channels within a material over individual capacitor storage node locations on a substrate. The channels are at least partially filled with electrically conductive capacitor electrode material in electrical connection with the individual capacitor storage node locations. The capacitor electrode material is incorporated into a plurality of capacitors. Other aspects and implementations are contemplated.Type: GrantFiled: May 18, 2005Date of Patent: April 14, 2009Assignee: Micron Technology, Inc.Inventor: H. Montgomery Manning
-
Patent number: 7514315Abstract: A multilayer electrode structure has a conductive layer including aluminum, an oxide layer formed on the conductive layer, and an oxygen diffusion barrier layer. The oxide layer includes zirconium oxide and/or titanium oxide. The oxygen diffusion barrier layer is formed at an interface between the conductive layer and the oxide layer by re-oxidizing the oxide layer. The oxygen diffusion barrier layer includes aluminum oxide.Type: GrantFiled: April 11, 2007Date of Patent: April 7, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Cheol Lee, Kyoung-Ryul Yoon, Ki-Vin Im, Jae-Hyun Yeo, Eun-Ae Chung, Jin-Il Lee
-
Patent number: 7511328Abstract: A semiconductor device and method of manufacturing the same having pad extending parts, the semiconductor device includes an isolation layer that defines an active region and a gate electrode which traverses the active region. A source region is provided in the active region at one side of the gate electrode, and a drain region is provided in the active region at a second side of the gate electrode. A first interlayer insulating layer covers the semiconductor substrate. A source landing pad is electrically connected to the source region, and a drain landing pad is electrically connected to the drain region. A pad extending part is laminated on one or more of the source landing pad and the drain landing pad. The pad extending part has an upper surface located in a plane above a plane corresponding to the upper surfaces of the source landing pad and the drain landing pad.Type: GrantFiled: November 8, 2005Date of Patent: March 31, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-Woo Seo, Tae-Hyuk Ahn, Jong-Seo Hong
-
Patent number: 7494863Abstract: Disclosed is a method for manufacturing a capacitor in a semiconductor device. A method consistent with the present invention includes forming a lower electrode on a semiconductor substrate; forming a first interlevel dielectric layer on an entire surface of the semiconductor substrate, covering the lower electrode; selectively removing the first interlevel dielectric layer to form an opening exposing a surface of the lower electrode; sequentially forming a dielectric layer and a conductive layer over the entire surface of the semiconductor substrate including the opening; planarizing the conductive layer to form an upper electrode in the opening; and forming a second interlevel dielectric layer over the entire surface of the semiconductor substrate including the upper electrode.Type: GrantFiled: July 13, 2006Date of Patent: February 24, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Chang Hun Han
-
Patent number: 7495311Abstract: A semiconductor device having an MIM capacitor and a method of forming the same are provided. A lower electrode includes a plate electrode and a sidewall electrode. The plate electrode is formed by a patterning process preferably including a plasma anisotropic etching. The sidewall electrode is formed like a spacer on an inner sidewall of an opening exposing the plate electrode by a plasma entire surface anisotropic etching.Type: GrantFiled: July 12, 2005Date of Patent: February 24, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Ho Kim, Heung-Jin Joo, Ki-Nam Kim
-
Patent number: 7470586Abstract: According to embodiments of the invention, a bit line interlayer insulating layer is placed over a semiconductor substrate. A plurality of parallel bit line patterns are placed on the bit line interlayer insulating layer. Each of the bit line patterns has a bit line and a bit line capping layer pattern stacked thereon. Bit line spacers covers side walls of the bit line patterns, buried holes penetrate predetermined regions of the bit line interlayer insulating layer between the bit line patterns. And a plurality of storage node contact plugs are placed between the bit line patterns surrounding by the bit line spacers. At this time, the storage node contact plugs fill the buried holes.Type: GrantFiled: November 13, 2007Date of Patent: December 30, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Jun-Shik Bae
-
Publication number: 20080305607Abstract: A thin film capacitor comprising a top electrode, a bottom electrode, and a dielectric film held between the top and bottom electrodes. The dielectric film is composed of at least cations Ba, Sr, and Ti and anion O. The concentration of Sr, Ti, and O ions are uniform along the growth direction of the dielectric film while the concentration of the Ba cation is non-uniform along the growth direction such that a reduced Ba-I region in which the average concentration of perovskite type Ba cations (Ba-I) is less than the average concentration of non-perovskite type Ba cations (Ba-II) exists at or near the boundary between at least one of the top and bottom electrodes, with ratio R=(atm % Ba-I)/[(atm % Ba-I)+(atm % Ba-II)] within a range of 0.1<R<0.2.Type: ApplicationFiled: July 24, 2008Publication date: December 11, 2008Applicant: FUJITSU LIMITEDInventors: John David Baniecki, Takeshi Shioga, Kazuaki Kurihara
-
Patent number: 7462535Abstract: A semiconductor device having an analog capacitor and a method of fabricating the same are disclosed. The semiconductor device includes a bottom plate electrode disposed at a predetermined region of a semiconductor substrate, and an upper plate electrode having a region overlapped with the bottom plate electrode thereon. The upper plate electrode and the bottom plate electrode are formed of a metal compound. A capacitor dielectric layer is interposed between the bottom plate electrode and the upper plate electrode. A bottom electrode plug and an upper electrode plug are connected to the bottom plate electrode and the upper plate electrode through the interlayer dielectric layer.Type: GrantFiled: March 9, 2005Date of Patent: December 9, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-Young Lee, Sang-Hoon Park
-
Patent number: 7459365Abstract: The fabrication of a semiconductor component having a semiconductor body in which is arranged a very thin dielectric layer having sections which run in the vertical direction and which extend very deeply into the semiconductor body is disclosed. In one method a trench is formed in a drift zone region proceeding from the front side of a semiconductor body, a sacrificial layer is produced on at least a portion of the sidewalls of the trench and at least a portion of the trench is filled with a semiconductor material which is chosen such that the quotient of the net dopant charge of the semiconductor material in the trench and the total area of the sacrificial layer on the sidewalls of the trench between the semiconductor material and the drift zone region is less than the breakdown charge of the semiconductor material, and the sacrificial layer is replaced with a dielectric.Type: GrantFiled: September 29, 2006Date of Patent: December 2, 2008Assignee: Infineon Technologies Austria AGInventors: Michael Rüb, Herbert Schäfer, Armin Willmeroth, Anton Mauder, Stefan Sedlmaier, Roland Rupp, Manfred Pippan, Hans Weber, Frank Pfirsch, Franz Hirler, Hans-Joachim Schulze
-
Patent number: 7459362Abstract: The invention includes a semiconductor construction including rows of contact plugs, and rows of parallel bottom plates. The plug pitch is approximately double the plate pitch. The invention includes a method of forming a semiconductor construction. A plurality of conductive layers is formed over the substrate, the plurality of layers being substantially orthogonal relative to first, second and third rows of contact plugs. An opening is etched which passes through each of the conductive layers within the plurality of conductive layers. The opening is disposed laterally between the first and second row of contact plugs. After etching the opening a dielectric material is deposited over the plurality of conductive layers and a second conductive material is deposited over the dielectric material. The invention includes an electronic system including a processor and a memory operably associated with the processor. The memory device has a memory array which includes double-pitched capacitors.Type: GrantFiled: June 27, 2005Date of Patent: December 2, 2008Assignee: Micron Technology, Inc.Inventor: Werner Juengling
-
Patent number: 7456462Abstract: A layered capacitor having top and bottom plates formed from multiple layers. The capacitor has a bottom layer comprising a bottom plate portion and at least one upper layer, each upper layer comprising top and bottom plate portions. A first set of vias connect the bottom plate portions and a second set of vias connect the top plate portions. The bottom plate portions and the first set of vias comprise a U-shaped bottom plate and the top plate portions and the second set of vias comprise a top plate of the capacitor device. The layers may comprise metal layers produced using semiconductor fabrication methods. Also provided is a capacitor array having two or more capacitors where connectors connect all top plate portions of the capacitors. The capacitor array may be used in a capacitive DAC, which may be used in a SAR ADC.Type: GrantFiled: March 7, 2006Date of Patent: November 25, 2008Assignee: Alvand Technologies, Inc.Inventors: Mehrdad Heshami, Mansour Keramat
-
Patent number: 7456461Abstract: The present invention relates to a stacked capacitor array and a fabrication method for a stacked capacitor array having a multiplicity of stacked capacitors, an insulator keeping at least two adjacent stacked capacitors mutually spaced apart, so that no electrical contact can arise between them and the stacked capacitors are mechanically stabilized.Type: GrantFiled: April 22, 2005Date of Patent: November 25, 2008Assignee: Infineon Technologies AGInventors: Martin Gutsche, Harald Seidl, Peter Moll
-
Publication number: 20080283892Abstract: A one cylinder storage device and a method for fabricating a capacitor are disclosed, realizing simplified fabrication by overexposure with a mask having a plurality of holes, in which the method includes forming a contact hole in an insulating layer on a semiconductor substrate; forming a conductive layer on the insulating layer to fill the contact hole; forming a photoresist layer on the conductive layer; forming a photoresist layer pattern by overexposure and generating a side lobe phenomenon; forming a cylindrical lower electrode by patterning the conductive layer using the photoresist layer pattern as a mask; and forming a dielectric layer and an upper electrode covering the lower electrode.Type: ApplicationFiled: July 7, 2008Publication date: November 20, 2008Inventor: Jae Hyun KANG
-
Patent number: 7452783Abstract: In a capacitor having a high dielectric constant, the capacitor includes a cylindrical lower electrode, a dielectric layer and an upper electrode. A metal oxide layer is formed on inner, top and outer surfaces of the lower electrode as the dielectric layer. A first sub-electrode is formed on a surface of the dielectric layer along the profile of the lower electrode and a second sub-electrode is continuously formed on the first sub-electrode corresponding to the top surface of the lower electrode, so an opening portion of the lower electrode is covered with the second sub-electrode. The first and second sub-electrodes include first and second metal nitride layers in which first and second stresses are applied, respectively. Directions of the first and second stresses are opposite to each other. Accordingly, cracking is minimized in the upper electrode with the high dielectric constant, thereby reducing current leakage.Type: GrantFiled: November 23, 2005Date of Patent: November 18, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Joo Cho, Hyun-Seok Lim, Rak-Hwan Kim, Jung-Wook Kim, Hyun-Suk Lee
-
Patent number: 7452770Abstract: Bottom electrodes of memory cell capacitors are recessed to prevent electrical shorts between neighboring memory cells. A partially fabricated memory cell capacitor has a bottom electrode comprising titanium nitride (TiN) and hemispherical grained (HSG) silicon. The container housing the capacitor is filled with photoresist and then planarized. The TiN layer is then selectively recessed with a peroxide mixture and subsequently the HSG silicon layer is recessed using tetramethyl ammoniumhydroxide. Thus, the bottom electrode is recessed below the level of particles which may overlie the memory cell capacitors and cause shorts by contacting the bottom electrode.Type: GrantFiled: July 26, 2005Date of Patent: November 18, 2008Assignee: Micron Technology, Inc.Inventor: Kevin R. Shea
-
Patent number: 7449391Abstract: The invention includes semiconductor constructions, and also includes methods of forming pluralities of capacitor devices. An exemplary method of the invention includes forming conductive storage node material within openings in an insulative material to form conductive containers. A retaining structure lattice is formed in physical contact with at least some of the containers, and subsequently the insulative material is removed to expose outer surfaces of the containers. The retaining structure can alleviate toppling or other loss of structural integrity of the container structures. The electrically conductive containers correspond to first capacitor electrodes. After the outer sidewalls of the containers are exposed, dielectric material is formed within the containers and along the exposed outer sidewalls. Subsequently, a second capacitor electrode is formed over the dielectric material. The first and second capacitor electrodes, together with the dielectric material, form a plurality of capacitor devices.Type: GrantFiled: November 10, 2005Date of Patent: November 11, 2008Assignee: Micron Technology, Inc.Inventors: H. Montgomery Manning, Thomas M. Graettinger, Marsela Pontoh
-
Publication number: 20080268593Abstract: A method for forming a capacitor comprises providing a substrate. A bottom electrode material layer is formed on the substrate. A first mask layer is formed on the bottom electrode material layer. A second mask layer is formed on the first mask layer. The second mask layer is patterned to form a patterned second mask layer in a predetermined region for formation of a capacitor. A plurality of hemispherical grain structures are formed on a sidewall of the patterned second mask layer. The first mask layer is etched by using the hemispherical grain structures and the patterned second mask layer as a mask, thereby forming a patterned first mask layer having a pattern. The pattern of the first mask layer is transferred to the bottom electrode material layer. And, a capacitor dielectric layer and a top electrode layer are formed on the bottom electrode material layer to form the capacitor.Type: ApplicationFiled: July 3, 2008Publication date: October 30, 2008Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Hengyuan Lee, Lurng-Shehng Lee, Ching Chiun Wang, Pei-Jer Tzeng
-
Patent number: 7439132Abstract: A semiconductor device, having a memory cell region and a peripheral circuit region, includes an insulating film, having an upper surface, formed on a major surface of a semiconductor substrate to extend from the memory cell region to the peripheral circuit region. A capacitor lower electrode assembly is formed in the memory cell region to upwardly extend to substantially the same height as the upper surface of the insulating film on the major surface of the semiconductor substrate. Additionally, the lower electrode assembly includes first and second lower electrodes that are adjacent through the insulating film. A capacitor upper electrode is formed on the capacitor lower electrode through a dielectric film, to extend onto the upper surface of the insulating film. The capacitor lower electrode includes a capacitor lower electrode part having a top surface and a bottom surface.Type: GrantFiled: January 23, 2006Date of Patent: October 21, 2008Assignee: Renesas Technology Corp.Inventors: Yoshinori Tanaka, Masahiro Shimizu, Hideaki Arima
-
Publication number: 20080203456Abstract: Dynamic random access memory (DRAM) devices include first node pads and second node pads alternately arranged in a first direction on a substrate to form a first pad column. A width of the second node pads in a second direction, perpendicular to the first direction, is greater than a width of the first node pads in the second direction. Storage electrodes are electrically connected to the first node pads and the second node pads. Bit line pads may be arranged in the first direction on the substrate to form a second pad column. The second pad column is adjacent the first pad column and displaced therefrom in the second direction.Type: ApplicationFiled: February 21, 2008Publication date: August 28, 2008Inventor: Dong-Hyun Kim
-
Publication number: 20080197390Abstract: According to an aspect of the present invention, there is provided a semiconductor apparatus including: a semiconductor substrate; a transistor including: a first diffusion layer formed on the semiconductor substrate, and a second diffusion layer formed on the semiconductor substrate; a ferroelectric capacitor including: a bottom electrode connected to the first diffusion layer, a ferroelectric film formed on the bottom electrode, and a top electrode formed on the ferroelectric film; a side wall disposed on a side surface of the ferroelectric capacitor, the side wall having a lower end positioned upper than a bottom plane of the ferroelectric capacitor; and a contact plug connected to the second diffusion layer and to the top electrode, the contact plug being in touch with the side wall.Type: ApplicationFiled: February 21, 2008Publication date: August 21, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Yuki YAMADA
-
Patent number: 7413952Abstract: A plurality of capacitor electrode openings is formed within capacitor electrode-forming material. A first set of the openings is formed to a depth which is greater within the capacitor electrode-forming material than is a second set of the openings. Conductive first capacitor electrode material is formed therein. A sacrificial retaining structure is formed elevationally over both the first capacitor electrode material and the capacitor electrode-forming material, leaving some of the capacitor electrode-forming material exposed. With the retaining structure in place, at least some of the capacitor electrode-forming material is etched from the substrate effective to expose outer sidewall surfaces of the first capacitor electrode material.Type: GrantFiled: December 26, 2006Date of Patent: August 19, 2008Assignee: Micron Technology, Inc.Inventors: Brett W. Busch, Fred D. Fishburn, James Rominger
-
Patent number: 7410865Abstract: Disclosed herein is a method for fabricating a capacitor of a semiconductor device. The method comprises the steps of forming an interlayer insulating film on a semiconductor substrate, forming contact plugs connected to the semiconductor substrate though the interlayer insulating film, forming a first storage node oxide film include a PSG film on the contact plugs, cleaning the semiconductor substrate on which the first storage node oxide film include a PSG film is formed, using isopropyl alcohol (IPA), to remove water-soluble compounds, and forming a second storage node oxide film on the first storage node oxide film.Type: GrantFiled: November 8, 2005Date of Patent: August 12, 2008Assignee: Hynix Semiconductor Inc.Inventor: Soo Jae Lee
-
Patent number: 7405121Abstract: An interlayer insulating film (22) is formed on a semiconductor substrate. A conductive plug (25) is embedded in a via hole formed through the interlayer insulating film. An oxygen barrier conductive film (33) is formed on the interlayer insulating film and being inclusive of an area of the conductive plug as viewed in plan. A capacitor (35) laminating a lower electrode, a dielectric film and an upper electrode in this order is formed on the oxygen barrier film. An intermediate layer (34) is disposed at an interface between the oxygen barrier film and the lower electrode. The intermediate layer is made of alloy which contains at least one constituent element of the oxygen barrier film and at least one constituent element of the lower electrode.Type: GrantFiled: October 22, 2007Date of Patent: July 29, 2008Assignee: Fujitsu LimitedInventor: Wensheng Wang
-
Patent number: 7402486Abstract: A one cylinder storage device and a method for fabricating a capacitor are disclosed, realizing simplified fabrication by overexposure with a mask having a plurality of holes, in which the method includes forming a contact hole in an insulating layer on a semiconductor substrate; forming a conductive layer on the insulating layer to fill the contact hole; forming a photoresist layer on the conductive layer; forming a photoresist layer pattern by overexposure and generating a side lobe phenomenon; forming a cylindrical lower electrode by patterning the conductive layer using the photoresist layer pattern as a mask; and forming a dielectric layer and an upper electrode covering the lower electrode.Type: GrantFiled: December 29, 2005Date of Patent: July 22, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Jae Hyun Kang
-
Patent number: 7402488Abstract: A method of manufacturing a semiconductor memory device includes forming a carbon-containing layer on a semiconductor substrate, forming an insulating layer pattern on the carbon-containing layer, the insulating layer pattern partially exposing an upper surface of the carbon-containing layer, dry-etching the exposed portion of the carbon-containing layer, to form a carbon-containing layer pattern for defining a storage node hole, forming a bottom electrode inside the storage node hole, forming a dielectric layer on the bottom electrode inside the storage node hole, the dielectric layer covering the bottom electrode, and forming an upper electrode on the dielectric layer inside the storage node hole, the upper electrode covering the dielectric layer.Type: GrantFiled: June 23, 2005Date of Patent: July 22, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-il Cho, Kyeong-koo Chi, Seung-pil Chung, Chang-jin Kang, Cheol-kyu Lee
-
Patent number: 7393753Abstract: Described are integrated circuit electrodes and method for fabricating an electrode, which include, in an embodiment forming a silicon, first portion of the electrode in a lower region of a substrate opening. The method may further include forming a second portion of the electrode in the opening and overlying the first portion, the insulative layer encompassing a sidewall of the second portion. The method may further include forming a third portion of the electrode overlying the second portion and overlying at least a portion of the insulative layer, wherein the first portion and the second portion are different materials. In an embodiment, the second portion is a diffusion barrier layer and the third portion is an oxidation resistant layer. In an embodiment, the method includes encompassing a lower sidewall of the third portion with the insulative layer.Type: GrantFiled: March 21, 2007Date of Patent: July 1, 2008Assignee: Micron Technology, Inc.Inventors: Pierre C. Fazan, Viju K. Mathews
-
Patent number: 7385235Abstract: The present invention includes devices and methods to form memory cell devices including a spacer comprising a programmable resistive material alloy. Particular aspects of the present invention are described in the claims, specification and drawings.Type: GrantFiled: November 8, 2004Date of Patent: June 10, 2008Assignee: Macronix International Co., Ltd.Inventor: Hsiang Lan Lung
-
Patent number: 7381613Abstract: A semiconductor device includes a group of capacitors and a trench. Each capacitor includes a first conductive material layer, a dielectric layer, and a second conductive material layer. The dielectric layer is located between the first and second conductive material layers. The first conductive material layer coats an inside surface of a cup-shaped opening formed in an insulating layer. The trench is formed in the insulating layer. The trench extends between and crosses each of the capacitors in the group. The dielectric layer and the second conductive material layer are formed over the first conductive material layer in the cup-shaped openings and over an inside surface of the trench. The second conductive material layer extends between the capacitors of the group via the trench. Also, the second conductive material layer forms top electrodes for the capacitors of the group.Type: GrantFiled: January 7, 2005Date of Patent: June 3, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Kuo-Chi Tu
-
Publication number: 20080108191Abstract: A method of forming a memory device (e.g., a DRAM) including array and peripheral circuitry. A plurality of undoped polysilicon gates 58 are formed. These gates 58 are classed into three groups; namely, first conductivity type peripheral gates 58p, second conductivity type peripheral gates 58n, and array gates 58a. The array gates 58a and the first conductivity type peripheral gates 58n are masked such that the second conductivity type peripheral gates 58p remain unmasked. A plurality of second conductivity type peripheral transistors can then be formed by doping each of the second conductivity type peripheral gates 58p, while simultaneously doping a first and a second source/drain region 84 adjacent each of the second conductivity type peripheral gates 58p. The second conductivity type peripheral gates 58p are then masked such that the first conductivity type peripheral gates 58n remain unmasked.Type: ApplicationFiled: January 10, 2008Publication date: May 8, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Toshiyuki Nagata
-
Patent number: 7368344Abstract: Methods of reducing the floating body effect in vertical transistors are disclosed. The floating body effect occurs when an active region in a pillar is cut off from the substrate by a depletion region and the accompanying electrostatic potential created. In a preferred embodiment, a word line is recessed into the substrate to tie the upper active region to the substrate. The resulting memory cells are preferably used in dynamic random access memory (DRAM) devices.Type: GrantFiled: February 12, 2007Date of Patent: May 6, 2008Assignee: Micron Technology, Inc.Inventor: Gordon A Haller
-
Patent number: 7361549Abstract: The invention provides a method for fabricating a memory device having memory cells which are formed on a microstructured driving unit (100), in which method a shaping layer (104) is provided and is patterned in such a manner that vertical trench structures (105) are formed perpendicular to the surface of the driving unit (100). Deposition of a seed layer (106) on side walls (105a) of the trench structures (105) allows a crystallization agent (107) which has filled the trench structures (105), during crystallization, to have grain boundaries perpendicular to electrode surfaces that are to be formed. This provides memory cells based on vertical ferroelectric capacitors in a chain FeRAM structure.Type: GrantFiled: July 20, 2005Date of Patent: April 22, 2008Assignee: Infineon Technologies AGInventors: Rainer Bruchhaus, Martin Gutsche
-
Publication number: 20080070361Abstract: In a method of manufacturing a capacitor and a method of manufacturing a dynamic random access memory device, an insulating layer covering an upper portion of a conductive layer may be provided with an ozone gas so as to change the property of the upper portion of the insulating layer. The upper portion of the insulating layer may be chemically removed to expose the upper portion of the conductive layer. The exposed upper portion of the conductive layer may be removed so as to transform the conductive layer into a lower electrode. The remaining portion of the insulating layer may be removed, and an upper electrode may be formed on the lower electrode.Type: ApplicationFiled: September 14, 2007Publication date: March 20, 2008Inventors: Kwang-Sub Yoon, Jung-Hyeon Lee, Bong-Cheol Kim, Se-Young Park
-
Publication number: 20080061335Abstract: According to an aspect of the present invention, there is provided a semiconductor memory including a lower electrode, a first insulating region formed in the same layer as the lower electrode, a ferroelectric film formed on the lower electrode and on the first insulating region, an upper electrode formed on the ferroelectric film, a second insulating region formed in the same layer as the upper electrode and a transistor. The first insulating region partitions the lower electrode. The second insulating region partitions the upper electrode. The transistor includes a first impurity region connected to the lower electrode and a second impurity region connected to the upper electrode. At least one of the first insulating region and the second insulating region is formed by insulating the lower electrode or the upper electrode.Type: ApplicationFiled: September 11, 2007Publication date: March 13, 2008Inventors: Yoshinori Kumura, Tohru Ozaki, Iwao Kunishima
-
Patent number: 7341906Abstract: The present invention is generally directed to a method of manufacturing sidewall spacers on a memory device, and a memory device comprising such sidewall spacers. In one illustrative embodiment, the method includes forming sidewall spacers on a memory device comprised of a memory array and at least one peripheral circuit by forming a first sidewall spacer adjacent a word line structure in the memory array, the first sidewall spacer having a first thickness and forming a second sidewall spacer adjacent a transistor structure in the peripheral circuit, the second sidewall spacer having a second thickness that is greater than the first thickness, wherein the first and second sidewall spacers comprise material from a single layer of spacer material.Type: GrantFiled: May 19, 2005Date of Patent: March 11, 2008Assignee: Micron Technology, Inc.Inventors: David K. Hwang, Kunal Parekh, Michael Willett, Jigish Trivedi, Suraj Mathew, Greg Peterson
-
Patent number: 7329576Abstract: Double-sided container capacitors are formed using sacrificial layers. A sacrificial layer is formed within a recess in a structural layer. A lower electrode is formed within the recess. The sacrificial layer is removed to create a space to allow access to the sides of the structural layer. The structural layer is removed, creating an isolated lower electrode. The lower electrode can be covered with a capacitor dielectric and upper electrode to form a double-sided container capacitor.Type: GrantFiled: December 22, 2004Date of Patent: February 12, 2008Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Kevin R. Shea, Chris W. Hill, Kevin J. Torek
-
Patent number: 7329574Abstract: A method of forming a capacitor can include etching a metal-nitride layer in an environment comprising fluorine and oxygen to form a capacitor electrode.Type: GrantFiled: June 16, 2005Date of Patent: February 12, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Il Cho, Jong-Kyu Kim, Byeong-Yun Nam, Kyeong-Koo Chi, Cheol-Kyu Lee
-
Patent number: 7329575Abstract: A semiconductor technique is provided which can achieve both of lowered resistance in a logic formation region and reduced leakage current of the capacitor of a memory device. Source/drain regions (4) are formed in the upper surface of a semiconductor substrate (1) in a memory formation region and cobalt silicide films (9) are formed in the upper surfaces of the source/drain regions (4). Source/drain regions (54) are formed in the upper surface of the semiconductor substrate (1) in a logic formation region and cobalt silicide films (59) are formed in the upper surfaces of the source/drain regions (54). The cobalt silicide films (59) in the logic formation region are thicker than the cobalt silicide films (9) in the memory formation region.Type: GrantFiled: June 8, 2006Date of Patent: February 12, 2008Assignee: Renesas Technology Corp.Inventor: Hiroki Shinkawata
-
Patent number: 7326613Abstract: A method of manufacturing a semiconductor device includes forming conductive structures on a substrate. Each of the conductive structures has a line shape that extends along a first direction parallel to the substrate. Insulating spacers are formed on upper sidewalls of the conductive structures. An insulating interlayer is formed that covers the conductive structures. A portion of the insulating interlayer between the conductive structures is etched to form a contact hole. An upper portion of the contact hole is larger than a lower portion thereof. The upper portion of the contact hole has a first width along the first direction and a second width along a second direction parallel to the substrate and substantially perpendicular to the first direction. The first width is substantially larger than the second width. The contact hole is filled with a conductive material to form a contact plug.Type: GrantFiled: March 31, 2005Date of Patent: February 5, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Cheol-ju Yun, Tae-young Chung, Dong-jun Lee
-
Patent number: 7320943Abstract: Disclosed is a capacitor with a dielectric layer having a low equivalent oxide thickness compared to a HfO2 layer and capable of decreasing a level of a leakage current incidence and a method for fabricating the same. Particularly, the capacitor includes: a bottom electrode; a Hf1-xLaxO layer on the bottom electrode; and a top electrode on the Hf1-xLaxO layer, wherein x is an integer. The method includes the steps of: forming at least one bottom electrode being made of polysilicon doped with impurities; nitriding a surface of the bottom electrode; depositing the amorphous Hf1-xLaxO layer on the nitrided surface of the bottom electrode; performing a thermal process for crystallizing the amorphous Hf1-xLaxO layer and removing impurities existed within the Hf1-xLaxO layer; nitriding a surface of the crystallized Hf1-xLaxO layer; and forming the top electrode being made of polysilicon doped with impurities on the nitrided surface of the crystallized Hf1-xLaxO layer.Type: GrantFiled: June 30, 2004Date of Patent: January 22, 2008Assignee: Hynix Semiconductor Inc.Inventor: Kee-Jeung Lee
-
Patent number: 7320911Abstract: A method of forming a plurality of capacitors includes providing a plurality of capacitor electrodes comprising sidewalls. The plurality of capacitor electrodes are supported at least in part with a retaining structure which engages the sidewalls, with the retaining structure comprising a fluid previous material. A capacitor dielectric material is deposited over the capacitor electrodes through the fluid previous material of the retaining structure effective to deposit capacitor dielectric material over portions of the sidewalls received below the retaining structure. Capacitor electrode material is deposited over the capacitor dielectric material through the fluid previous material of the retaining structure effective to deposit capacitor electrode material over at least some of the capacitor dielectric material received below the retaining structure. Integrated circuitry independent of method of fabrication is also contemplated.Type: GrantFiled: December 6, 2004Date of Patent: January 22, 2008Assignee: Micron Technology, Inc.Inventors: Cem Basceri, Gurtej S. Sandhu