With Two-dimensional Charge Carrier Gas Channel (e.g., Hemt; With Two-dimensional Charge-carrier Layer Formed At Heterojunction Interface) (epo) Patents (Class 257/E29.246)
-
Publication number: 20120037958Abstract: According to an example embodiment, a power electronic device includes a first semiconductor layer, a second semiconductor layer on a first surface of the first semiconductor layer, and a source, a drain, and a gate on the second semiconductor layer. The source, drain and gate are separate from one another. The power electronic device further includes a 2-dimensional electron gas (2DEG) region at an interface between the first semiconductor layer and the second semiconductor layer, a first insulating layer on the gate and a second insulating layer adjacent to the first insulating layer. The first insulating layer has a first dielectric constant and the second insulating layer has a second dielectric constant less than the first dielectric constant.Type: ApplicationFiled: August 12, 2011Publication date: February 16, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: In-jun Hwang, Jai-kwang Shin, Jae-joon Oh, Jong-seob Kim, Hyuk-soon Choi, Ki-ha Hong
-
Patent number: 8115235Abstract: A quantum well (QW) layer is provided in a semiconductive device. The QW layer is provided with a beryllium-doped halo layer in a barrier structure below the QW layer. The semiconductive device includes InGaAs bottom and top barrier layers respectively below and above the QW layer. The semiconductive device also includes a high-k gate dielectric layer that sits on the InP spacer first layer in a gate recess. A process of forming the QW layer includes using an off-cut semiconductive substrate.Type: GrantFiled: February 20, 2009Date of Patent: February 14, 2012Assignee: Intel CorporationInventors: Ravi Pillarisetty, Titash Rakshit, Mantu Hudait, Marko Radosavljevic, Gilbert Dewey, Benjamin Chu-Kung
-
Patent number: 8115234Abstract: There is provided a technique for reducing the occurrence of higher harmonics which occur from a field effect transistor, particularly a field effect transistor configuring a switching element of an antenna switch. In a transistor having a meander structure, the gate width of a partial transistor closest to a gate input side is increased. More specifically, a comb-like electrode is made longer than the other comb-like electrodes. In other words, a finger length is made greater than any other finger length. In particular, the comb-like electrode has the greatest length in all the comb-like electrodes.Type: GrantFiled: September 23, 2009Date of Patent: February 14, 2012Assignee: Renesas Electronics CorporationInventors: Akishige Nakajima, Yasushi Shigeno, Hitoshi Akamine, Tsutomu Kobori, Izumi Arai, Kazuto Tajima, Tomoyuki Ishikawa, Jyun Funaki
-
Publication number: 20120032188Abstract: Two layers of protection films are formed such that a sheet resistance at a portion directly below the protection film is higher than that at a portion directly below the protection film. The protection films are formed, for example, of SiN film, as insulating films. The protection film is formed to be higher, for instance, in hydrogen concentration than the protection film so that the protection film is higher in refractive index the protection film. The protection film is formed to cover a gate electrode and extend to the vicinity of the gate electrode on an electron supplying layer. The protection film is formed on the entire surface to cover the protection film. According to this configuration, the gate leakage is significantly reduced by a relatively simple configuration to realize a highly-reliable compound semiconductor device achieving high voltage operation, high withstand voltage, and high output.Type: ApplicationFiled: October 19, 2011Publication date: February 9, 2012Applicant: FUJITSU LIMITEDInventors: Masahito Kanamura, Kozo Makiyama
-
Publication number: 20120032232Abstract: A semiconductor device protects against concentration of electric current at a front end portion of one of the electrodes thereof The semiconductor device includes a substrate, a compound semiconductor layer formed on the substrate and having a channel layer based on a hetero junction, a first main electrode formed on the compound semiconductor layer, a second main electrode formed on the compound semiconductor surrounding the first main electrode and having a linear region and an arc-shaped region, a control electrode formed on the compound semiconductor layer and disposed opposite to the first main electrode and the second main electrode, an electric current being made to flow between the first main electrode and the second main electrode, and an electric current limiting section formed between the first main electrode and the arc-shaped region of the second main electrode.Type: ApplicationFiled: September 23, 2011Publication date: February 9, 2012Applicant: SANKEN ELECTRIC CO., LTDInventors: Akio IWABUCHI, Hironori AOKI
-
Publication number: 20120025269Abstract: A semiconductor structure comprises a substrate and a metal layer disposed over the substrate. The metal layer comprises a first electrical trace and a second electrical trace. The semiconductor structure comprises a conductive pillar disposed directly on and in electrical contact with the first electrical trace; and a dielectric layer selectively disposed between the metal layer and the conductive pillar. The dielectric layer electrically isolates the second electrical trace from the pillar.Type: ApplicationFiled: July 29, 2010Publication date: February 2, 2012Applicant: Avago Technologies Wireless IP (Singapore) Pte. Ltd.Inventors: Ray Parkhurst, Tarak Railkar, William Snodgrass
-
Publication number: 20120025270Abstract: This invention discloses an enhancement-mode high-electron-mobility transistor and the manufacturing method thereof. The transistor comprises an epitaxial buffer layer on a substrate, a source and drain formed in the buffer layer, a PN-junction stack formed on the buffer layer and located between the source and drain, and a gate formed on the PN-junction stack, wherein the PN-junction stack is composed of alternating layers of a P-type semiconductor and an N-type semiconductor.Type: ApplicationFiled: September 30, 2010Publication date: February 2, 2012Applicant: National Chiao Tung UniversityInventors: EDWARD YI CHANG, CHIA-HUA CHANG, YUEH-CHIN LIN
-
Publication number: 20120025271Abstract: There is provided a high-performance compound semiconductor epitaxial wafer that has an improved linearity of the voltage-current characteristic, a producing method thereof, and a judging method thereof. Provided is a semiconductor wafer including a compound semiconductor that produces a two-dimensional carrier gas, a carrier supply semiconductor that supplies a carrier to the compound semiconductor, and a mobility lowering semiconductor that is disposed between the compound semiconductor and the carrier supply semiconductor and that has a mobility lowering factor that makes the mobility of the carrier in the mobility lowering semiconductor lower than the mobility of the carrier in the compound semiconductor.Type: ApplicationFiled: October 5, 2011Publication date: February 2, 2012Applicant: SUMITOMO CHEMICAL COMPANY, LIMITEDInventor: Tsuyoshi NAKANO
-
Publication number: 20120025202Abstract: A semiconductor device includes a silicon substrate; a buffer layer provided on the silicon substrate and has a band gap greater than GaN; a first GaN layer provided on the buffer layer; and a second GaN layer provided directly on the first GaN layer, a carbon concentration of the first GaN layer being higher than a carbon concentration of the second GaN layer.Type: ApplicationFiled: July 29, 2011Publication date: February 2, 2012Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Isao Makabe, Keiichi Yui, Ken Nakata
-
Patent number: 8105925Abstract: An improved insulated gate field effect device (60) is obtained by providing a substrate (20) desirably comprising a III-V semiconductor, having a further semiconductor layer (22) on the substrate (20) adapted to contain the channel (230) of the device (60) between spaced apart source-drain electrodes (421, 422) formed on the semiconductor layer (22). A dielectric layer (24) is formed on the semiconductor layer (22). A sealing layer (28) is formed on the dielectric layer (24) and exposed to an oxygen plasma (36). A gate electrode (482) is formed on the dielectric layer (24) between the source-drain electrodes (421, 422). The dielectric layer (24) preferably comprises gallium-oxide (25) and/or gadolinium-gallium oxide (26, 27), and the oxygen plasma (36) is preferably an inductively coupled plasma. A further sealing layer (44) of, for example, silicon nitride is desirably provided above the sealing layer (28).Type: GrantFiled: July 30, 2008Date of Patent: January 31, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Jonathan K. Abrokwah, Ravindranath Droopad, Matthias Passlack
-
Patent number: 8101980Abstract: Provided is a graphene device and a method of manufacturing the same. The graphene device may include an upper oxide layer on at least one embedded gate, and a graphene channel and a plurality of electrodes on the upper oxide layer. The at least one embedded gate may be formed on the substrate. The graphene channel may be formed on the plurality of electrodes, or the plurality of electrodes may be formed on the graphene channel.Type: GrantFiled: August 25, 2010Date of Patent: January 24, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-seong Heo, Sun-ae Seo, Dong-chul Kim, Yun-sung Woo, Hyun-jong Chung
-
Publication number: 20120012894Abstract: A method of forming a transistor over a nitride semiconductor layer includes surface-treating a first region of a nitride semiconductor layer and forming a gate over the first region. Surface-treating the first region can cause the transistor to have a higher intrinsic small signal transconductance than a similar transistor formed without the surface treatment. A portion of the bottom of the gate can be selectively etched. A resulting transistor can include a nitride semiconductor layer having a surface-treated region and a gate formed over or adjacent to the surface-treated region.Type: ApplicationFiled: June 23, 2011Publication date: January 19, 2012Applicant: Massachusetts Institute of TechnologyInventors: Tomas Apostol Palacios, Jinwook Chung
-
Publication number: 20120007049Abstract: The present invention provides a nitride-based semiconductor device. The nitride-based semiconductor device includes: a base substrate having a diode structure; an epi-growth film disposed on the base substrate; and an electrode part disposed on the epi-growth film, wherein the diode structure includes: first-type semiconductor layers; and a second-type semiconductor layer which is disposed within the first-type semiconductor layers and has both sides covered by the first-type semiconductor layers.Type: ApplicationFiled: November 2, 2010Publication date: January 12, 2012Inventors: Woo Chul JEON, Ki Yeol Park, Jung Hee Lee, Young Hwan Park
-
Publication number: 20120001230Abstract: A multi-gate semiconductor device with inter-gate conductive regions being connected to balance resistors is provided. The multi-gate semiconductor device comprises a substrate, a multilayer structure formed upon the substrate, a first ohmic electrode, a second ohmic electrode, a plural of gate electrodes, at least one conductive region, and at least one resistive component. When put into practice, the multi-gate semiconductor device is advantageous in reducing the voltage drop along the conductive region with a minimal change in device layout, improving the OFF-state linearity while retaining a low insertion loss, and minimizing the area occupied by the resistor and hence the total chip size.Type: ApplicationFiled: July 2, 2010Publication date: January 5, 2012Inventor: Shinichiro Takatani
-
Patent number: 8089096Abstract: A normally-off type field effect transistor includes: a first semiconductor layer which is made of a first hexagonal crystal with 6 mm symmetry and has a main surface including a C-axis of the first hexagonal crystal; a second semiconductor layer which is formed on the main surface of the first semiconductor layer and is made of a second hexagonal crystal with 6 mm symmetry having a band gap different from a band gap of the first hexagonal crystal; and a gate electrode, a source electrode and a drain electrode that are formed on the second semiconductor layer. Here, the film thickness of the first nitride semiconductor layer is 1.5 ?m or less and the second semiconductor layer is doped with impurities at a dose of 1×1013 cm?2 or more.Type: GrantFiled: September 6, 2006Date of Patent: January 3, 2012Assignee: Panasonic CorporationInventors: Hidetoshi Ishida, Masayuki Kuroda, Tetsuzo Ueda
-
Publication number: 20110316049Abstract: Provided are a vertical nitride semiconductor device in which occurrence of leak currents can be suppressed, and a method for manufacturing such nitride semiconductor device. A nitride semiconductor device, which is a vertical HEMT, is provided with an n? type GaN first nitride semiconductor layer, p+ type GaN second nitride semiconductor layers, an n? type GaN third nitride semiconductor layer, and an n? type AlGaN fourth nitride semiconductor layer that is in hetero junction with a front surface of the third nitride semiconductor layer. Openings that penetrate the third nitride semiconductor layer and reach front surfaces of the second nitride semiconductor layers are provided at positions isolated from the peripheral edge of the third nitride semiconductor layer. Source electrodes are provided in the openings. Etching damage that is in contact with the source electrodes is surrounded by a region where no etching damage is formed.Type: ApplicationFiled: March 2, 2009Publication date: December 29, 2011Applicants: Kabushiki Kaisha Toyota Chuo Kenkyusho, Toyota Jidosha Kabushiki KaishaInventors: Masahiro Sugimoto, Narumasa Soejima, Tsutomu Uesugi, Masahito Kodama, Eiko Ishii
-
Patent number: 8084785Abstract: A III-nitride semiconductor device which includes a charged floating gate electrode.Type: GrantFiled: September 18, 2007Date of Patent: December 27, 2011Assignee: International Rectifier CorporationInventor: Michael A. Briere
-
Publication number: 20110310920Abstract: Exemplary embodiments provide semiconductor nanowires and nanowire devices/applications and methods for their formation. In embodiments, in-plane nanowires can be epitaxially grown on a patterned substrate, which are more favorable than vertical ones for device processing and three-dimensional (3D) integrated circuits. In embodiments, the in-plane nanowire can be formed by selective epitaxy utilizing lateral overgrowth and faceting of an epilayer initially grown in a one-dimensional (1D) nanoscale opening. In embodiments, optical, electrical, and thermal connections can be established and controlled between the nanowire, the substrate, and additional electrical or optical components for better device and system performance.Type: ApplicationFiled: September 1, 2011Publication date: December 22, 2011Applicant: STC.UNMInventors: Seung Chang Lee, Steven R. J. Brueck
-
Publication number: 20110303952Abstract: A High electron mobility transistor (HEMT) includes a source electrode, a gate electrode, a drain electrode, a channel forming layer in which a two-dimensional electron gas (2DEG) channel is induced, and a channel supplying layer for inducing the 2DEG channel in the channel forming layer. The source electrode and the drain electrode are located on the channel supplying layer. A channel increase layer is between the channel supplying layer and the source and drain electrodes. A thickness of the channel supplying layer is less than about 15 nm.Type: ApplicationFiled: June 2, 2011Publication date: December 15, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: In-jun Hwang, Jai-kwang Shin, Jae-joon Oh, Jong-seob Kim, Hyuk-soon Choi, Ki-ha Hong
-
Patent number: 8072002Abstract: A field effect transistor formed of a semiconductor of a III group nitride compound, includes an electron running layer formed on a substrate and formed of GaN; an electron supplying layer formed on the electron running layer and formed of AlxGa1-xN (0.01?x?0.4), the electron supplying layer having a band gap energy different from that of the electron running layer and being separated with a recess region having a depth reaching the electron running layer; a source electrode and a drain electrode formed on the electron supplying layer with the recess region in between; a gate insulating film layer formed on the electron supplying layer for covering a surface of the electron running layer in the recess region; and a gate electrode formed on the gate insulating film layer in the recess region. The electron supplying layer has a layer thickness between 5.5 nm and 40 nm.Type: GrantFiled: March 26, 2009Date of Patent: December 6, 2011Assignee: Furukawa Electric Co., Ltd.Inventors: Yuki Niyama, Seikoh Yoshida, Hiroshi Kambayashi, Takehiko Nomura, Masayuki Iwami, Shinya Ootomo
-
Publication number: 20110291160Abstract: A field effect transistor includes a nitride-based semiconductor multi-layer structure, a source electrode (108), a drain electrode (109), a protective film (110), and a gate electrode (112) that is provided in a recess structure, which is formed by etching, directly or with a gate insulating film interposed therebetween. The nitride-based semiconductor multi-layer structure includes at least a base layer (103) made of AlXGa1-XN (0?1), a channel layer (104) made of GaN or InGaN, a first electron supply layer (105), which is an undoped or n-type AlYGa1-YN layer, a threshold value control layer (106), which is an undoped AlZGa1-ZN layer, and a second electron supply layer (107), which is an undoped or n-type AlWGa1-WN layer, epitaxially grown in this order on a substrate (101) with a buffer layer (102) interposed therebetween. The Al composition of each layer in the nitride-based semiconductor multi-layer structure satisfies 0<X?Y?1 and 0<Z?Y?1.Type: ApplicationFiled: February 3, 2010Publication date: December 1, 2011Inventors: Kazuki Ota, Yasuhiro Okamoto, Hironobu Miyamoto
-
Publication number: 20110291159Abstract: This invention teaches stress release metal electrodes for gate, drain and source in a field effect transistor and stress release metal electrodes for emitter, base and collector in a bipolar transistor. Due to the large difference in the thermal expansion coefficients between semiconductor materials and metal electrodes, significant strain and stresses can be induced in the devices during the fabrication and operation. The present invention provides metal electrode with stress release structures to reduce the strain and stresses in these devices.Type: ApplicationFiled: June 1, 2010Publication date: December 1, 2011Inventors: Ishiang Shih, Cindy Xing Qiu, Chunong Qiu, Yi-Chi Shih
-
Publication number: 20110284928Abstract: A semiconductor device includes a semiconductor layer stack formed on a substrate, a first ohmic electrode and a second ohmic electrode which are formed on the semiconductor layer stack, and are spaced from each other, a first control layer formed between the first ohmic electrode and the second ohmic electrode, and a first gate electrode formed on the first control layer. The first control layer includes a lower layer, an intermediate layer which is formed on the lower layer, and has lower impurity concentration than the lower layer, and an upper layer which is formed on the intermediate layer, and has higher impurity concentration than the intermediate layer.Type: ApplicationFiled: August 2, 2011Publication date: November 24, 2011Applicant: PANASONIC CORPORATIONInventors: Daisuke SHIBATA, Tatsuo Morita, Manabu Yanagihara, Yasuhiro Uemoto
-
Publication number: 20110284868Abstract: A high voltage durability III-nitride semiconductor device comprises a support substrate including a first silicon body, an insulator body over the first silicon body, and a second silicon body over the insulator body. The high voltage durability III-nitride semiconductor device further comprises a III-nitride semiconductor body characterized by a majority charge carrier conductivity type, formed over the second silicon body. The second silicon body has a conductivity type opposite the majority charge carrier conductivity type. In one embodiment, the high voltage durability III-nitride semiconductor device is a high electron mobility transistor (HEMT) comprising a support substrate including a <100> silicon layer, an insulator layer over the <100> silicon layer, and a P type conductivity <111> silicon layer over the insulator layer.Type: ApplicationFiled: August 3, 2011Publication date: November 24, 2011Inventor: Michael A. Briere
-
Publication number: 20110284865Abstract: A heterojunction filed effect transistor with a low access resistance, a low on resistance, and the like, a method for producing a heterojunction filed effect transistor and an electron device are provided.Type: ApplicationFiled: December 25, 2009Publication date: November 24, 2011Applicant: NEC CORPORATIONInventors: Takashi Inoue, Hironobu Miyamoto, Kazuki Ota, Tatsuo Nakayama, Yasuhiro Okamoto, Yuji Ando
-
Publication number: 20110284862Abstract: Some exemplary embodiments of a III-nitride switching device with an emulated diode have been disclosed. One exemplary embodiment comprises a GaN switching device fabricated on a substrate comprising a high threshold GaN transistor coupled across a low threshold GaN transistor, wherein a gate and a source of the low threshold GaN transistor are shorted with an interconnect metal to function as a parallel diode in a reverse mode. The high threshold GaN transistor is configured to provide noise immunity for the GaN switching device when in a forward mode. The high threshold GaN transistor and the low threshold GaN transistor are typically fabricated on the same substrate, and with significantly different thresholds. As a result, the superior switching characteristics of III-nitride devices may be leveraged while retaining the functionality and the monolithic structure of the inherent body diode in traditional silicon FETs.Type: ApplicationFiled: May 24, 2010Publication date: November 24, 2011Applicant: INTERNATIONAL RECTIFIER CORPORATIONInventor: Jason Zhang
-
Publication number: 20110278647Abstract: A III-nitride semiconductor electronic device comprises a semiconductor laminate provided on a primary surface of a substrate, a first electrode in contact with the semiconductor laminate, and a second electrode. The semiconductor laminate includes a channel layer and a barrier layer making a junction with the channel layer. The channel layer comprises first III-nitride semiconductor containing aluminum as a Group III constituent element, and the barrier layer comprises second III-nitride semiconductor containing aluminum as a Group III constituent element. The semiconductor laminate including first, second and third regions arranged along the primary surface, and the third region is located between the first region and the second region. The barrier layer includes first to third portions included in the first to third regions, respectively.Type: ApplicationFiled: March 1, 2011Publication date: November 17, 2011Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Shin HASHIMOTO, Katsushi AKITA, Yoshiyuki YAMAMOTO, Masaaki KUZUHARA, Norimasa YAFUNE
-
Publication number: 20110278598Abstract: A monolithic semiconductor structure includes a stack of layers. The stack includes a substrate; a first layer made from a first semiconductor material; and a second layer made from a second semiconductor material. The first layer is situated between the substrate and the second layer and at least one of the first semiconductor material and the second semiconductor material contains a III-nitride material. The structure includes a power transistor, including a body formed in the stack of layers; a first power terminal at a side of the first layer facing the second layer; a second power terminal at least partly formed in the substrate; and a gate structure for controlling the propagation through the body of electric signals between the first power terminal and the second power terminal.Type: ApplicationFiled: February 3, 2009Publication date: November 17, 2011Applicant: Freescale Semiconductor, Inc.Inventor: Philippe Renaud
-
Publication number: 20110278590Abstract: Schottky barrier semiconductor devices are provided including a wide bandgap semiconductor layer and a gate on the wide bandgap semiconductor layer. The gate includes a metal layer on the wide bandgap semiconductor layer including a nickel oxide (NiO) layer. Related methods of fabricating devices are also provided herein.Type: ApplicationFiled: May 12, 2010Publication date: November 17, 2011Inventors: Van Mieczkowski, Helmut Hagleitner, Kevin Haberern
-
Publication number: 20110272743Abstract: High electron mobility transistors (HEMTs) including lightly doped drain (LDD) regions and methods of manufacturing the same. A HEMT includes a source, a drain, a gate, a channel supplying layer for forming at least a 2-dimensional electron gas (2DEG) channel, and a channel formation layer in which at least the 2DEG channel is formed. The channel supplying layer includes a plurality of semiconductor layers having different polarizabilities. A portion of the channel supplying layer is recessed. One of the plurality of semiconductor layers, which is positioned below an uppermost layer is an etching buffer layer, as well as a channel supplying layer.Type: ApplicationFiled: April 28, 2011Publication date: November 10, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: In-jun Hwang, Jai-kwang Shin, Jae-joon Oh, Jong-seob Kim, Hyuk-soon Choi, Ki-ha Hong
-
Publication number: 20110272742Abstract: A compound semiconductor device includes a substrate; a compound semiconductor layer formed on the substrate; a first insulating film formed on the compound semiconductor layer; a second insulating film formed on the first insulating film; and a gate electrode, a source electrode, and a drain electrode, each being formed on the compound semiconductor layer, wherein the gate electrode is formed of a first opening filled with a first conductive material via at least a gate insulator, and the first opening is formed in the first insulating film and configured to partially expose the compound semiconductor layer, and wherein the source electrode and the drain electrode are formed of a pair of second openings filled with at least a second conductive material, and the second openings are formed in at least the second insulating film and the first insulating film and configured to partially expose the compound semiconductor layer.Type: ApplicationFiled: April 19, 2011Publication date: November 10, 2011Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Shinichi AKIYAMA, Kenji Nukui, Mutsumi Katou, Yoshitaka Watanabe, Tetsuya Itou, Yoichi Fujisawa, Toshiya Sato, Tsutomu Hosoda, Yuuichi Satou
-
Publication number: 20110272740Abstract: A field-effect transistor includes a first semiconductor layer formed on a substrate, and a second semiconductor layer. The first semiconductor layer has a containing region provided as an isolation region which contains non-conductive impurities, and a non-containing region which contains no non-conductive impurities. A first region is defined by a vicinity of a portion of the interface between the containing region and the non-containing region, the portion of the interface being below a gate electrode, the vicinity including the portion of the interface and being included in the containing region. The second semiconductor layer includes a second region which is located directly above the first region. The concentration of the non-conductive impurities of the second region is lower than that of the first region.Type: ApplicationFiled: July 19, 2011Publication date: November 10, 2011Applicant: PANASONIC CORPORATIONInventors: Hidekazu UMEDA, Masahiro HIKITA, Tetsuzo UEDA
-
Patent number: 8049252Abstract: Transistors are fabricated by forming a protective layer having a first opening extending therethrough on a substrate, forming a dielectric layer on the protective layer having a second opening extending therethrough that is wider than the first opening, and forming a gate electrode in the first and second openings. A first portion of the gate electrode laterally extends on surface portions of the protective layer outside the first opening, and a second portion of the gate electrode is spaced apart from the protective layer and laterally extends beyond the first portion on portions of the dielectric layer outside the second opening. Related devices and fabrication methods are also discussed.Type: GrantFiled: March 16, 2010Date of Patent: November 1, 2011Assignee: Cree, Inc.Inventors: Richard Peter Smith, Scott T. Sheppard
-
Publication number: 20110260217Abstract: There is provided a semiconductor apparatus capable of achieving both a reverse blocking characteristic and a low on-resistance. The semiconductor apparatus includes a first semiconductor layer including a channel layer, a source electrode formed on the first semiconductor layer, a drain electrode formed at a distance from the source electrode on the first semiconductor layer, and a gate electrode formed between the source electrode and the drain electrode on the first semiconductor layer. The drain electrode includes a first drain region where reverse current between the first semiconductor layer and the first drain region is blocked, and a second drain region formed at a greater distance from the gate electrode than the first drain region, where a resistance between the first semiconductor layer and the second drain region is lower than a resistance between the first semiconductor layer and the first drain region.Type: ApplicationFiled: December 11, 2009Publication date: October 27, 2011Inventors: Yasuhiro Okamoto, Yuji Ando, Tatsuo Nakayama, Kazuki Ota, Takashi Inoue, Hironobu Miyamoto, Kazuomi Endo
-
Publication number: 20110260216Abstract: Exemplary embodiments provide structures and methods for power devices with integrated clamp structures. The integration of clamp structures can protect the power device, e.g., from electrical overstress (EOS). In one embodiment, active devices can be formed over a substrate, while a clamp structure can be integrated outside the active regions of the power device, for example, under the active regions and/or inside the substrate. Integrating clamp structure outside active regions of power devices can maximize the active area for a given die size and improve robustness of the clamped device since the current will spread in the substrate by this integration.Type: ApplicationFiled: November 19, 2010Publication date: October 27, 2011Inventor: Francois Hebert
-
Publication number: 20110260174Abstract: Exemplary embodiments provide structures and methods for power devices with integrated clamp structures. The integration of clamp structures can protect the power device, e.g., from electrical overstress (EOS). In one embodiment, active devices can be formed over a substrate, while a clamp structure can be integrated outside the active regions of the power device, for example, under the active regions and/or inside the substrate. Integrating clamp structure outside active regions of power devices can maximize the active area for a given die size and improve robustness of the clamped device since the current will spread in the substrate by this integration.Type: ApplicationFiled: November 19, 2010Publication date: October 27, 2011Inventor: Francois Hebert
-
Patent number: 8044432Abstract: Methods and devices for fabricating AlGaN/GaN normally-off high electron mobility transistors (HEMTs). A fluorine-based (electronegative ions-based) plasma treatment or low-energy ion implantation is used to modify the drain-side surface field distribution without the use of a field plate electrode. The off-state breakdown voltage can be improved and current collapse can be completely suppressed in LDD-HEMTs with no significant degradation in gains and cutoff frequencies.Type: GrantFiled: November 29, 2006Date of Patent: October 25, 2011Assignee: The Hong Kong University of Science and TechnologyInventors: Jing Chen, Kei May Lau
-
Patent number: 8044433Abstract: A semiconductor device includes a substrate, a GaN-based semiconductor layer formed on the substrate, a gate electrode embedded in the GaN-based semiconductor layer, a source electrode and a drain electrode formed on both sides of the gate electrode, a first recess portion formed between the gate electrode and the source electrode, and a second recess portion formed between the gate electrode and the drain electrode. The first recess portion has a depth deeper than that of the second recess portion.Type: GrantFiled: March 30, 2006Date of Patent: October 25, 2011Assignee: Eudyna Devices Inc.Inventors: Takeshi Kawasaki, Ken Nakata, Seiji Yaegashi
-
Patent number: 8043906Abstract: A III-nitride device includes a recessed electrode to produce a nominally off, or an enhancement mode, device. By providing a recessed electrode, a conduction channel formed at the interface of two III-nitride materials is interrupted when the electrode contact is inactive to prevent current flow in the device. The electrode can be a schottky contact or an insulated metal contact. Two ohmic contacts can be provided to form a rectifier device with nominally off characteristics. The recesses formed with the electrode can have sloped sides. The electrode can be formed in a number of geometries in conjunction with current carrying electrodes of the device. A nominally on device, or pinch resistor, is formed when the electrode is not recessed. A diode is also formed by providing non-recessed ohmic and schottky contacts through an insulator to an AlGaN layer.Type: GrantFiled: November 21, 2006Date of Patent: October 25, 2011Assignee: International Rectifier CorporationInventor: Robert Beach
-
Publication number: 20110254055Abstract: A field effect transistor includes a channel layer of group-III nitride-based compound semiconductor; an interface layer formed on the channel layer and of AlXInYGa1-X-YN, where 0?X?1, 0?Y?1, and X+Y?1, which is different from material of the channel layer, an electron supplying layer of group-III nitride-based compound semiconductor formed on the interface layer, the electron supplying layer having a recess that reaches the interface layer; a source electrode and a drain electrode formed on the electron supplying layer on respective sides of the recess; an insulating film formed on an inner surface of the recess; and a gate electrode formed on the insulating film.Type: ApplicationFiled: March 28, 2011Publication date: October 20, 2011Applicant: FURUKAWA ELECTRIC CO., LTD.Inventors: YOSHIHIRO SATO, TAKEHIKO NOMURA
-
Publication number: 20110254056Abstract: A semiconductor device having a transistor and a rectifier includes: a current path; a first main electrode having a rectifying function and arranged on one end of the current path; a second main electrode arranged on the other end of the current path; an auxiliary electrode arranged in a region of the current path between the first main electrode and the second main electrode; a third main electrode arranged on the one end of the current path apart from the first main electrode along a direction intersecting the current path; and a control electrode arranged in a region of the current path between the second main electrode and the third main electrode. The transistor includes the current path, the second main electrode, the third main electrode, and the control electrode. The rectifier includes the current path, the first main electrode, the second main electrode, and the auxiliary electrode.Type: ApplicationFiled: April 12, 2011Publication date: October 20, 2011Applicant: Sanken Electric Co., Ltd.Inventors: Osamu MACHIDA, Akio IWABUCHI
-
Publication number: 20110254012Abstract: In an ultra high voltage lateral GaN structure having a 2DEG region extending between two terminals, an isolation region is provided between the two terminals to provide for reversible snapback.Type: ApplicationFiled: April 19, 2010Publication date: October 20, 2011Inventor: Vladislav Vashchenko
-
Patent number: 8039871Abstract: A semiconductor device includes: a compound semiconductor substrate; a buffer layer, a channel layer, and a Schottky junction forming layer sequentially formed on the compound semiconductor substrate, the buffer layer, the channel layer, and the Schottky junction forming layer each being a compound semiconductor; a source electrode and a drain electrode located on the Schottky junction forming layer; and a gate electrode disposed between the source and drain electrodes and forming a Schottky junction with the Schottky junction forming layer. The dopant impurity concentration profile in the channel layer is inversely proportional to the third power of depth into the channel layer from a top surface of the channel layer. The channel layer has fixed sheet dopant impurity concentration, and the top surface of the channel layer has a dopant concentration in a range from 5.0×1017 cm?3 to 2.0×1018 cm?3.Type: GrantFiled: October 30, 2007Date of Patent: October 18, 2011Assignee: Mitsubishi Electric CorporationInventor: Yoichi Nogami
-
Patent number: 8035128Abstract: There is provided a semiconductor device and a method for fabricating the same whose withstanding characteristic may be enhanced and whose ON resistance may be reduced. A MIS-type HEMT includes a carrier traveling layer made of a group-III nitride semiconductor and formed on a supporting substrate, a carrier supplying layer made of a group-III nitride semiconductor and formed on the carrier traveling layer, source and drain electrodes formed on the carrier supplying layer, insulating films formed on the carrier supplying layer and a gate electrode formed on the insulating films. The insulating film is formed in a region interposed between the source and drain electrodes and has a trench whose cross-section is inverted trapezoidal and whose upper opening is wider than a bottom thereof. The gate electrode is formed at least from the bottom of the trench onto the insulating films on the side of the drain electrode.Type: GrantFiled: October 15, 2009Date of Patent: October 11, 2011Assignee: Furukawa Electric Co., Ltd.Inventors: Nariaki Ikeda, Shusuke Kaya
-
Publication number: 20110241020Abstract: Embodiments of a high electron mobility transistor with recessed barrier layer, and methods of forming the same, are disclosed. Other embodiments are also be described and claimed.Type: ApplicationFiled: March 31, 2010Publication date: October 6, 2011Applicant: TRIQUINT SEMICONDUCTOR, INC.Inventor: Paul Saunier
-
Patent number: 8030686Abstract: A semiconductor device having a source electrode and a drain electrode formed over a semiconductor substrate, a gate electrode formed over the semiconductor substrate and disposed between the source electrode and the drain electrode, a protection film made of an insulating material and formed between the source electrode and the gate electrode and between the drain electrode and the gate electrode, and a gate side opening formed at least in one of a portion of the protection film between the source electrode and the gate electrode and a portion of the protection film between the drain electrode and the gate electrode and disposed away from all of the gate electrode, the source electrode and the drain electrode.Type: GrantFiled: January 29, 2009Date of Patent: October 4, 2011Assignee: Fujitsu LimitedInventor: Toshihiro Ohki
-
Patent number: 8030164Abstract: A method for manufacturing a compound semiconductor structure, includes (a) selecting a conductive SiC substrate in accordance with color and resistivity and (b) epitaxially growing a GaN series compound semiconductor layer on the selected conductive SiC substrate. The step (a) preferably selects a conductive SiC substrate whose main color is green, whose conductivity type is n-type and whose resistivity is 0.08 ?cm to 1×105 ?cm, or whose main color is black, whose conductivity type is p-type and whose resistivity is 1×103 ?cm to 1×105 ?cm, or whose main color is blue, whose conductivity type is p-type and whose resistivity is 10 ?cm to 1×105 ?cm. The step (b) preferably includes (b-1) growing an AlInGaN layer having a thickness not thinner than 10 ?m on the conductive SiC substrate by hydride VPE.Type: GrantFiled: October 9, 2008Date of Patent: October 4, 2011Assignee: Fujitsu LimitedInventors: Toshihide Kikkawa, Kenji Imanishi
-
Publication number: 20110233614Abstract: A compound semiconductor epitaxial substrate having a pseudomorphic high electron mobility field effect transistor structure including an InGaAs layer as a strained channel layer and an AlGaAs layer containing n type impurities as a front side electron-donating layer, wherein said substrate contains an InGaP layer in an orderly state on the front side of the above described InGaAs layer as the strained channel layer.Type: ApplicationFiled: June 7, 2011Publication date: September 29, 2011Applicant: SUMITOMO CHEMICAL COMPANY, LIMITEDInventors: Tsuyoshi NAKANO, Masahiko HATA
-
Publication number: 20110233612Abstract: There is provided a semiconductor device having a High Electron Mobility Transistor (HEMT) structure allowing for enhanced performance and a method of manufacturing the same. The semiconductor device includes a base substrate; a semiconductor layer provided on the base substrate; a source electrode, a gate electrode and a drain electrode provided on the semiconductor layer to be spaced apart from one another; and an ohmic-contact layer partially provided at an interface between the drain electrode and the semiconductor layer.Type: ApplicationFiled: October 19, 2010Publication date: September 29, 2011Applicant: SAMSUNG ELECTRO-MECHANICS., LTD.Inventors: Ki Yeol PARK, Woo Chul Jeon, Young Hwan Park, Jung Hee Lee
-
Publication number: 20110233613Abstract: There are provided a semiconductor device and a method for manufacturing the same.Type: ApplicationFiled: December 10, 2010Publication date: September 29, 2011Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Woo Chul JEON, Ki Yeol Park, Young Hwan Park, Jung Hee Lee