Signal Transmission Integrity Or Spurious Noise Override Patents (Class 327/379)
-
Patent number: 7477075Abstract: An I/O buffer circuit including: a driver circuit containing a pull-up device in a first floating well and a pull-down device in a second floating well; a first and second biasing circuits to bias the first and second floating wells in response to voltages internal and external to the I/O buffer circuit; and a first and second tracking circuits to bias each of said pull-up and pull-down devices in response to voltages internal and external to the I/O buffer circuit in a shutdown mode.Type: GrantFiled: May 5, 2006Date of Patent: January 13, 2009Assignee: International Business Machines CorporationInventor: Grant P. Kesselring
-
Patent number: 7463079Abstract: A protection circuit monitors the gate voltage of an insulated gate bipolar transistor (IGBT) or metal oxide semiconductor field effect transistor (MOSFET) to protect the transistor during a time when it is being turned on. In one embodiment, the circuit monitors a transient gate voltage of the transistor when it is turned on. A short or overcurrent condition is detected when the gate voltage exceeds a delayed reference signal.Type: GrantFiled: May 5, 2006Date of Patent: December 9, 2008Assignee: Honeywell International Inc.Inventors: Sukumar De, Kamalesh Hatua, Milan M R Rajne
-
Patent number: 7453310Abstract: A switching circuit of the present invention can be advantageously used in an electronic control unit mounted on an automotive vehicle. The switching circuit is constituted by a pair of P-channel MOS-FETs connected in series between an input terminal and an output terminal. Sources of both MOS-FETs are connected to a common source junction and gates thereof are connected to a common gate junction. A Zener diode connected between the common source junction and the common gate junction is used for protecting the MOS-FETs. A resistor is connected in parallel to the Zener diode to bring the switching circuit to a non-conductive state when the gate voltage at the common gate junction becomes indefinite and a high voltage is supplied to the output terminal. In place of the resistor, an additional P-channel MOS-FET may be used in the switching circuit to bring the switching circuit to the non-conductive state when the voltage at the common gate junction becomes indefinite.Type: GrantFiled: August 8, 2006Date of Patent: November 18, 2008Assignee: DENSO CORPORATIONInventors: Kingo Ota, Shoichi Okuda
-
Publication number: 20080278214Abstract: A method for removing noise of a gate signal that is outputted from a gate driving circuit including a plurality of stages, the method includes electrically connecting two terminals of two adjacent stages that have noise components opposite in phase to each other during a first period, and electrically disconnecting the two terminals of the two adjacent stages that have the noise components opposite in phase to each other during a second period.Type: ApplicationFiled: March 27, 2008Publication date: November 13, 2008Inventors: Soo-Wan Yoon, Sung-Hoon Yang, Chong-Chul Chai, So-Woon Kim, Chang-Hyeon Shin
-
Patent number: 7436237Abstract: A semiconductor switch includes a first semiconductor circuit having a nonlinear characteristic, and a second semiconductor circuit having a nonlinear characteristic. Each of the first semiconductor circuit and the second semiconductor circuit is configured to at least one of allow and interrupt transmission of a signal. The first semiconductor circuit reduces the nonlinear characteristic of the second semiconductor circuit and the second semiconductor circuit reduces the nonlinear characteristic of the first semiconductor circuit.Type: GrantFiled: May 27, 2005Date of Patent: October 14, 2008Assignee: Matsushita Electric Indsutrial Co., Ltd.Inventors: Masahiro Hikita, Manabu Yanagihara, Daisuke Ueda
-
Publication number: 20080246531Abstract: A semiconductor device connected to other semiconductor device, includes a control portion which controls a drive capability for the other semiconductor device based on control information for the other semiconductor device.Type: ApplicationFiled: April 2, 2008Publication date: October 9, 2008Inventor: Masanori Okinoi
-
Patent number: 7408426Abstract: The invention relates to a method and a device for transmission without crosstalk in interconnections used for sending a plurality of signals, such as the interconnections made with flat multiconductor cables, or with the tracks of a printed circuit board, or inside an integrated circuit. An interconnection with four parallel transmission conductors plus a reference conductor has each of its ends connected to a termination circuit. The transmitting circuit receives at its input the signals of the four channels of the source and its output terminals are connected to the conductors of the interconnection. The receiving circuit(s) input terminals are connected to the conductors of the interconnection, and its four output channels are connected to the destination. The signals of the four channels of an active source are sent to the four channels of the destination, without noticeable crosstalk.Type: GrantFiled: February 18, 2004Date of Patent: August 5, 2008Assignee: Zxtalk Assets, LLCInventors: Frederic Broyde, Evelyne Clavelier
-
Patent number: 7397292Abstract: A delay and deglitching circuit suppresses glitches occurring in a received digital signal while introducing a predetermined delay to the signal. The deglitching circuit comprises an RC filter and a Schmitt trigger. A node at the input of the Schmitt trigger fed by the RC filter is pulled to a high supply voltage or a low supply voltage when a glitch is removed or the input signal transitions. By setting the RC filter to initial conditions, multiple glitches can be removed with the same affectivity while reducing a sensitivity of the introduced delay to supply voltage variations.Type: GrantFiled: June 21, 2006Date of Patent: July 8, 2008Assignee: National Semiconductor CorporationInventor: Vladislav Potanin
-
Patent number: 7348809Abstract: In one embodiment, the present invention includes an input buffer with a common gate amplifier having input terminals coupled to receive an incoming common mode voltage. The common gate amplifier may be configured to receive the incoming common mode voltage over a wide range of levels extending from a low end lower than a supply voltage of the input buffer to a high end exceeding the supply voltage.Type: GrantFiled: March 23, 2006Date of Patent: March 25, 2008Assignee: Silicon Laboratories Inc.Inventor: Adam B. Eldredge
-
Publication number: 20080068064Abstract: An input buffer circuit. In one embodiment, the input buffer circuit includes a first transistor operable to receive a first input signal, a second transistor operable to receive a second input signal, and a first mechanism coupled to the first transistor and to the second transistor. The first mechanism is operable to control the first and second transistors such that the first and second transistors can receive either single-ended input signals or differential input signals. According to the embodiments disclosed herein, the input buffer combines single-ended input and differential input functionalities without compromising performance.Type: ApplicationFiled: September 18, 2006Publication date: March 20, 2008Inventor: Thomas S. Wong
-
Patent number: 7271627Abstract: An input buffer includes a signal passing module for generating a first output signal in response to the input signal based on a comparison between the input signal and a first supply voltage thereof; a regulating module having a first input terminal receiving the input signal and a second input terminal receiving the first output signal for generating a second output signal within a first predetermined voltage range; and a level down module for generating a third output signal within a second predetermined voltage range for the core circuitry in response to the second output signal. The input signal passes through the signal passing module with a substantial voltage drop when a voltage level of the input signal is substantially greater than the first supply voltage, and without a substantial voltage drop when the voltage level of the same is less than or equal to the first supply voltage.Type: GrantFiled: September 26, 2005Date of Patent: September 18, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Kuo-Ji Chen
-
Patent number: 7271626Abstract: A multi-stage transistor circuit is provided in which the multiple transistor stages are coupled in parallel and switched individually in sequence by a series arrangement of buffers. Each buffer drives the gate of a corresponding stage of the multi-stage transistor circuit with a gating signal that is delayed by each buffer. Optionally, the voltage of the gating signal can be varied. Each transistor stage may comprise one or more transistors in parallel. A switched capacitor DC/DC converter incorporating the multi-stage transistor circuit is provided in which parasitic ringing at the output is substantially reduced or eliminated. Additionally, the multi-stage transistor circuit is well suited for implementing an adaptive non-overlapping gating signal generator for complementarily driving a series arrangement of multi-stage transistors.Type: GrantFiled: October 27, 2004Date of Patent: September 18, 2007Assignee: National Semiconductor CorporationInventors: Alexander Burinskiy, Nathanael Griesert, Arun Rao, William J. McIntyre, John Philip Parry
-
Patent number: 7256637Abstract: A switching arrangement for a high voltage load provides high voltage pulses to the load. The switching arrangement includes switching modules, where n is typically (75). A load capacitance is Cd is required to avoid voltage overshoot at the load and is provided by a capacitance of nCd arranged in parallel with each switch.Type: GrantFiled: June 14, 2002Date of Patent: August 14, 2007Assignee: E2V Technologies (UK) LimitedInventors: Stephen Mark Iskander, Robert Richardson, Paul Andrew Gooch
-
Patent number: 7245173Abstract: A method of power consumption reduction in integrated circuits comprising extensive use of differential signaling within said circuits. Differential signaling comprises a pair of coupled, symmetrically opposite and operatively dependent electronic signals each driven by voltages of the same magnitude, but of opposite polarity with respect to a common ground. The drive voltages of each signal are of relatively low potential as compared to the core operating voltage of present day devices. The low-voltage pair of signals tends to create offsetting fields of electromagnetic interference from the flow of current within their respective conductors which tends to minimize inductive effects (and therefore corruption of signals) in adjacent signal lines. Differential signaling replaces all or as many single-end signals as possible throughout the device resulting in relatively lower power usage as compared to present devices.Type: GrantFiled: August 16, 2004Date of Patent: July 17, 2007Assignee: Texas Instruments IncorporatedInventor: Keith Krasnansky
-
Patent number: 7242227Abstract: A differential bus network, in general, or a controller area network (CAN) driver, in particular, controls and minimizes the variation on the common-mode signal of the CAN bus. This CAN driver also provides improved symmetry between its differential output signals, CANH and CANL, and provides protection for its low voltage devices from voltage transients occurring on its output lines. The common-mode signal is sensed and buffered, then during the dominant to recessive transition, the bus signals are shorted to the buffered common mode voltage. Specifically, additional switches or transistors are used to pull the differential output signals, CANH and CANL, to the common mode signal VCM when the state of the CAN bus transitions from dominant to recessive. This improvement minimizes high frequency spikes in the common-mode signal and eliminates DC shifts during transitions of the state of the CAN bus.Type: GrantFiled: November 1, 2004Date of Patent: July 10, 2007Assignee: Texas Instruments IncorporatedInventors: Timothy P. Pauletti, John H. Carpenter, Jr., Wayne Tien-Feng Chen
-
Patent number: 7228110Abstract: A high frequency device includes a transmission/reception amplifier 13 that amplifies and outputs an input signal, and a transmission/reception switch 2 that gang switches internally so that during transmission an input of the transmission/reception amplifier 13 is connected to an up mixer and an output of the transmission/reception amplifier 13 is connected to an antenna unit 5, and so that during reception the output of the transmission/reception amplifier 13 is connected to a down mixer and the input of the transmission/reception amplifier 13 is connected to the antenna unit 5.Type: GrantFiled: October 3, 2003Date of Patent: June 5, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Yorito Ota
-
Patent number: 7224212Abstract: A low pass filter de-glitch circuit is disclosed herein, it includes a first short pulse resetting circuit, a second short pulse resetting circuit having MOS transistors and a low pass filtering circuit having a capacitor coupled with an inverter. Forgoing circuits are cascode together and then connected to a buffer. The buffer provides two complementary signals which are served as control signals feedbacked to the first short pulse resetting circuit and the second short pulse resetting circuit. Utilizing the driving large current capability the MOS transistors have, the low pass filter de-glitch circuit can reset the capacitor rapidly. Therefore the circuit can filter those glitch signals.Type: GrantFiled: October 27, 2004Date of Patent: May 29, 2007Assignee: Via Technologies, Inc.Inventor: Po-Yu Tseng
-
Patent number: 7212060Abstract: A test-mode circuit allows the same pad of a semiconductor device to be used as a test pad during test operations and as an I/O pad during normal operations. The test-mode circuit is coupled between the pad and a reference signal (Vbg) of the device, and in response to a control signal (CTRL1) either couples the pad and the reference signal (Vbg) together or isolates the pad and the reference signal (Vbg) from each other. The test-mode circuit includes at least one NMOS transistor (MN1) and a PMOS transistor (MP1) connected in series between the pad and the reference signal (Vbg). During normal operation, the NMOS transistor (MN1) isolates the reference signal (Vbg) from the pad, and the PMOS transistor (MP1) compensates for voltage undershoot conditions at the pad.Type: GrantFiled: August 23, 2005Date of Patent: May 1, 2007Assignee: Xilinx, Inc.Inventors: Shi-dong Zhou, Gubo Huang
-
Patent number: 7190195Abstract: An input circuit is provided which prevents malfunctioning of a function circuit during a power source voltage rise without the need of a separate Under Voltage Lock Out (UVLO) circuit.Type: GrantFiled: March 23, 2005Date of Patent: March 13, 2007Assignee: Rohm Co., Ltd.Inventors: Isao Yamamoto, Kyoichiro Araki, Yoichi Tamegai
-
Patent number: 7173475Abstract: A signal transmission amplifier circuit has a transmission gate with an input coupled to an input signal. A cross coupled latch is coupled to an output of the transmission gate and has a signal output. A reference generating circuit is coupled to the cross coupled latch.Type: GrantFiled: March 10, 2004Date of Patent: February 6, 2007Assignee: Cypress Semiconductor Corp.Inventors: Gary Peter Moscaluk, John Eric Gross
-
Patent number: 7173471Abstract: Four switching circuit sections consisting of four FETs connected in series are provided between a plurality of input/output terminals which output and input a high frequency signal. Gate control voltages are individually applied to gate terminals of four FETs, respectively, so that an on-state and an off-state are achieved. Further drain control voltages are individually applied to drain terminals or source terminals of the FET in each switching circuit section, and a voltage according to an electric power value of the high frequency signal supplied to each of switching circuit sections is supplied as the gate control voltage and the drain control voltage.Type: GrantFiled: June 10, 2004Date of Patent: February 6, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tadayoshi Nakatsuka, Atsushi Suwa, Katsushi Tara
-
Patent number: 7170321Abstract: A gate drive circuit capable of providing both positive and negative drive from a DC power supply is presented. The circuit includes an isolator stage, a driver stage, an optional tuning stage, an offset stage, a shaping stage, and a switching stage, each electrically coupled in the order described. The isolator stage provides electrical isolation from signal level circuitry. The driver stage boosts the power within the signal from the isolator stage. The tuning stage slows rising and falling edges along the signal from driver. The offset stage shifts the unipolar gate drive signal from the tuning stage into the negative voltage range. The shaping stage modifies the signal from the offset stage so as to ensure squared transitions. The switching stage enables voltage control. The described circuit is applicable to electronics utilizing a variety of voltage controlled switching devices.Type: GrantFiled: August 26, 2005Date of Patent: January 30, 2007Assignee: QorTek, Inc.Inventors: Ross W. Bird, William C. Knoll, John M. Staron
-
Patent number: 7161379Abstract: One disclosed method comprises drawing current from a termination voltage supply and through a termination voltage delivery network by termination circuitry in response to a first signal on one or more lines terminated by the termination circuitry, shunting current from the termination voltage supply and through the termination voltage delivery network in response to a second signal on one or more terminated lines, and helping to reduce the shunted current for extended shunting.Type: GrantFiled: April 14, 2004Date of Patent: January 9, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventors: Barry J. Arnold, Kevin M. Laake, Andrew R. Allen
-
Patent number: 7142005Abstract: According to one example embodiment, a buffer, e.g., in a clock/signal distribution apparatus is provided that substantially reduces jitter due to power supply noise. Decoupler and input stage isolates load from the top rail power supply (VDD). In a more particular embodiment, jitter contributions from the bottom rail power supply (VSS) can be minimized by cross-coupled load devices within load. Substantial independence from process and temperature is facilitated through the use of current bias, such as Proportional to Absolute Temperature (PTAT) current bias.Type: GrantFiled: November 26, 2003Date of Patent: November 28, 2006Assignee: Xilinx, Inc.Inventor: Michael J. Gaboury
-
Patent number: 7106125Abstract: An input/output circuit in a receiving mode typically has disabled output buffers as well as other electrical components that provide significant receiver input capacities at high operating frequencies. A detection circuit detects the charging/discharging of the parasitic capacitance and operates a regulating circuit to compensate for the charging/discharging of the parasitic capacitance during rising/falling edges of an input signal, thereby correcting for impedance mismatch and reflection glitches.Type: GrantFiled: August 31, 2000Date of Patent: September 12, 2006Assignee: ATI International, SRLInventors: Oleg Drapkin, Grigory Temkine
-
Patent number: 7061301Abstract: A method and an apparatus for implementing a semiconductor switch multi-stage drive circuit. The disclosed method and an apparatus reduce losses in a semiconductor switch when it is turned from an off state to an on state or from an on state to an off state. The reduction in losses is achieved without influencing the dv/dt across the semiconductor switch during a first time period while the semiconductor switch is switching. This reduction in losses is therefore achieved with very little increase in the noise generated due to rapid dv/dt during the first time period when the semiconductor switch is switching. The configuration of the circuitry to achieve this reduction in switching losses is such that benefits are less sensitive to manufacturing tolerances and temperature effects than alternative semiconductor switch drive schemes to achieve similar results.Type: GrantFiled: December 19, 2003Date of Patent: June 13, 2006Assignee: Power Integrations, Inc.Inventor: Giao Minh Pham
-
Patent number: 7049848Abstract: A source-follower transistor based buffer provides high linearity. A replica transistor is used to generate a replica voltage substantially equal to the output voltage of the buffer. The replica voltage is level shifted by a level shift circuit and applied at the drain of the source-follower transistor to improve the linearity of the buffer. The buffer may be used in conjunction with a switched-capacitor sampling circuit. A damping circuit may be used to reduce charge glitches due to sampling. The damping circuit may be a low pass filter. The buffer may be used in an interface circuit that produces an output signal from an input signal and controls the level of the output signal.Type: GrantFiled: July 25, 2003Date of Patent: May 23, 2006Assignee: Broadcom CorporationInventors: Todd L. Brooks, Anilkumar V. Tammineedi
-
Patent number: 7046069Abstract: Modularized clock decoupling and signal delay management is provided for the purpose of reducing simultaneous binary signal switch-induced inductive voltage transients in lower voltage synchronous semiconductor devices. The voltage levels in low-voltage devices must be tightly maintained for proper transistor logic operations. Signal switching results in current changes on the power net of an IC. Current changes produce inductive voltage transients which propagate throughout the device and which can interfere with signal transmission and device operation. Relatively independent functioning circuits of an integrated circuit are isolated from the chip clock and each isolated circuit module is provided with its own independent, same-frequency, but slightly out-of-phase clock signal. Signal switching within any module is thus occurring out-of-phase with that of all other modules and, as a result, switch-associated voltage transients are limited to those associated with one module's circuits at a time.Type: GrantFiled: July 19, 2004Date of Patent: May 16, 2006Assignee: Texas Instruments IncorporatedInventors: Keith Gerard Krasnansky, Ronald Drafz
-
Patent number: 7003043Abstract: A number of data symbols are driven into a transmission line while simultaneously driving the data symbols into another node. A difference between a signal level from the transmission line and a signal level from the other node while driving the symbols is determined. The difference is applied to a signal input of a variable offset comparator. One of a number of binary values (offset codes) are applied to an offset control input of the comparator, to adjust an implied, variable reference level of the comparator, prior to the comparator performing a comparison between the input signal and the implied reference level.Type: GrantFiled: January 9, 2002Date of Patent: February 21, 2006Assignee: Intel CorporationInventors: Bryan K. Casper, Stephen R. Mooney, Aaron K. Martin
-
Patent number: 6995586Abstract: An improved logic methodology that combines the speed advantages of dynamic logic with the low contention of static logic, such that the logic circuits are not adversely affected by high-leakage transistors. The logic circuit of the present invention comprises first and second stages, wherein first logic stage comprises clocked precharge and evaluate transistors and full-complementary low-beta-ratio static logic. Subsequent stages of the logic circuit comprise full-complementary low-beta-ratio static logic, wherein the logic devices in the subsequent stages are not connected to a clock signal. The low-beta-ratio static logic devices in said subsequent stage comprise pMOS transistors that are not connected to a contention keeper. Furthermore, the low-beta-ratio static logic transistors in the subsequent stage comprise pMOS transistors that are significantly smaller than pMOS devices found in normal static logic.Type: GrantFiled: April 8, 2004Date of Patent: February 7, 2006Assignee: Broadcom CorporationInventor: Brian J. Campbell
-
Patent number: 6978122Abstract: A high frequency switching device includes a control terminal, a power source terminal, a GND terminal, an RF terminal, a switch section, a control section, and protecting diodes. The switch section switches input/output routes of an RF signal input from the RF terminal. The control section controls the switching section, and is connected to the control terminal and the power source terminal. The protecting diodes are provided between the control terminal and the RF terminal, between the control terminal and the GND terminal, and between the power source terminal and the GND terminal.Type: GrantFiled: May 24, 2002Date of Patent: December 20, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Katsue Kawakyu, Naotaka Kaneta
-
Patent number: 6977527Abstract: Methods and apparatus provide for front-end processing of a first differential output current, whereby a first differential output current is received and a second differential output current having reduced spurious content is produced. Current steering is used to divide, and reassemble, the first differential output current so as to provide an output signal with reduced spurious content. Current steering is implemented by a return-to-zero circuit that is coupled to the terminals of a first differential current output stage. During a first phase, the return-to-zero circuit provides a differential output current equal to the first differential current output. During a second phase, the return-to-zero circuit provides a differential output current equal to zero. The current steering return-to-zero circuit is implemented with MOSFETs or any other suitable electrical circuit element that provides the ability to controllably pass or refrain from passing current.Type: GrantFiled: June 4, 2003Date of Patent: December 20, 2005Assignee: Impinj, Inc.Inventor: John D. Hyde
-
Patent number: 6975158Abstract: A low-pass filter eliminates a high-frequency component contained in an input signal. An inverter outputs a signal at a high level or a low level in response to an output of the low-pass filter that is larger or smaller than a threshold level. A one-shot pulse generating circuit outputs a pulse signal at a point of time when an output level of the inverter is changed. FETs receive the pulse signal output from the one-shot pulse generating circuit, and pulls in forcedly the output of the low-pass filter to the high level or the low level. According to this pulling-in operation, generation of the noise at an output terminal can be prevented.Type: GrantFiled: February 17, 2004Date of Patent: December 13, 2005Assignee: Yamaha CorporationInventor: Yasuhiko Sekimoto
-
Patent number: 6949967Abstract: A new method to reduce switching noise on an integrated circuit device is achieved. The method comprises providing an integrated circuit device comprising a power supply, a ground, and a plurality of switchable capacitors. Each switchable capacitor is connected from the power supply to ground. The operating mode of the integrated circuit device is tracked. An optimal capacitance value is selected based on the operating mode. A set of switchable capacitors from the plurality of switchable capacitors is selected to thereby connect the optimal capacitance value from the power supply to ground.Type: GrantFiled: September 24, 2003Date of Patent: September 27, 2005Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Wen-Tai Wang, Chang-Fen Hu
-
Patent number: 6930533Abstract: A method and apparatus for reducing charge injection in a FET switch. The switch includes a switch FET and two compensating FETs coupled to an input node. Gate drive signals for the two compensating FETs are generated by a gate drive circuit dependent upon the analog input signal and gate drive signal to the switch FET.Type: GrantFiled: January 16, 2004Date of Patent: August 16, 2005Assignee: Agilent Technologies, Inc.Inventors: Sylvia Jane Budak, Christopher Judd Kemp
-
Patent number: 6876234Abstract: An integrated circuit is provided with at least two output drivers (4) without substrate contacts. The integrated circuit is further provided with at least a core with a Vssc contact (7, 9) and a periphery provided with at least one Vssq contact (8). A resistance (11) with a value of between 100 and 300 ohms lies between each Vssq contact (8) and the Vssc contact (7, 9). The value of the resistance (11) is preferably greater than 250 ohms in the case of output drivers which are not slew-rate controlled, and the value of the resistance (11) is preferably at most 250 ohms in the case of slew-rate controlled output drivers. The resistance (11) may be provided in the Vssq pad.Type: GrantFiled: October 30, 2001Date of Patent: April 5, 2005Assignee: Koninklijke Philips Electronics N.V.Inventor: Loesje Maria Jacoba Van Wershoven
-
Patent number: 6873216Abstract: In a chattering eliminating apparatus, a coincidence circuit receives an input signal of the apparatus and an output signal of the apparatus to determine whether or not a level of the input signal of the apparatus is the same as a level of the output signal of the apparatus. An oscillation circuit carries out an oscillation operation only when the level of the input signal of the apparatus is not the same as the level of the output signal of the apparatus. A counter counts an output signal of the oscillation circuit, and is reset when the level of the input signal of the apparatus is the same as the level of the output signal of the apparatus. An output signal generating circuit inverts the level of the output signal of the apparatus when a counter value of the counter reaches a predetermined value.Type: GrantFiled: October 11, 2002Date of Patent: March 29, 2005Assignee: NEC CorporationInventor: Shunichi Seya
-
Patent number: 6853235Abstract: In order to provide a high frequency switch in which the setting range of the control voltage is expanded, the high frequency switch is constructed from a switch and a reference voltage generation circuit. The switch comprises first and second field effect transistors. In the first field effect transistor, the source electrode is connected to a signal input terminal, while the drain electrode is connected to a signal output terminal, and while the source electrode is connected to a control terminal. In the second field effect transistor, the source electrode is connected to the signal input terminal, while the drain electrode is connected to the signal output terminal, and while the gate electrode is connected to the control terminal.Type: GrantFiled: April 15, 2003Date of Patent: February 8, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masao Nakayama, Masahiko Inamori, Takashi Yamamoto, Kaname Motoyoshi
-
Patent number: 6844771Abstract: A new method to control a switchable decoupling capacitor in an integrated circuit device is achieved. The method comprises providing an integrated circuit device comprising a switchable decoupling capacitor. The switchable decoupling capacitor is initialized by a method comprising connecting the switchable decoupling capacitor between a power supply and ground. The state of the switchable decoupling capacitor is stored as enabled. The switchable decoupling capacitor is then controlled during operation of the integrated circuit device by a method comprising monitoring a voltage on a terminal of the switchable decoupling capacitor. The switchable decoupling capacitor is disconnected if the voltage exceeds a threshold level. The state of the switchable decoupling capacitor is stored as disabled if the switchable decoupling capacitor is disconnected.Type: GrantFiled: September 25, 2003Date of Patent: January 18, 2005Assignee: Taiwan Semiconductor Manufacturing Co.Inventor: Chung-Hui Chen
-
Patent number: 6809571Abstract: A power control circuit includes sensing circuitry for sensing information about operation of a power device such as an IGBT or other power FET. The sensing circuitry receives a sense input signal from the power device through a gating device such as a diode. The power control circuit also includes active impedance circuitry for preventing the sense input signal from including spurious information received from the gating device. For example, if the gating device is a diode across which negative spikes can be capacitively coupled, the active impedance circuitry can prevent the negative spikes from reaching the sensing circuitry when the diode is off. The active impedance circuitry can take the form of a transistor connected between a power supply and a sensing node. The active impedance device can be switched on by a comparator when the voltage across the power device exceeds a reference voltage, indicating the power device is off.Type: GrantFiled: October 1, 2001Date of Patent: October 26, 2004Assignee: International Rectifier CorporationInventors: Massimo Grasso, Giovanni Galli
-
Publication number: 20040207452Abstract: An output buffer includes first and second circuit portions coupled between input and output terminals. Each circuit portion includes a capacitive element; an output transistor having a gate coupled to the capacitive element, and a drain that drives a voltage at the output terminal; and a current generator configured to generate a charging current that is directed to the capacitive element responsive to a logic transition at the input terminal, wherein the charging current causes a substantially linear ramp voltage to form at the gate of the output transistor, whereby the ramp voltage controls a slew rate of the output terminal voltage.Type: ApplicationFiled: April 15, 2003Publication date: October 21, 2004Applicant: Broadcom CorporationInventor: Pieter Vorenkamp
-
Patent number: 6803813Abstract: A time constant-based calibration circuit for tuning active filter circuitry. A time constant, e.g., corresponding to that of the active filter circuitry, within the calibration circuit is monitored and maintained at a desired value using successive approximation, with continuous calibration of the time constant performed using digital circuitry and a digital feedback signal to control the time constant.Type: GrantFiled: April 22, 2003Date of Patent: October 12, 2004Assignee: National Semiconductor CorporationInventor: Tien Ke Pham
-
Patent number: 6801080Abstract: A differential input buffer shows reduced sensitivity to input conditions such as input-trace loading and upstream driver characteristics. Varying input conditions can be measured as differences in amplitude, slew rate, and common-mode offset. Wide input-voltage swings are clamped to a limited voltage range by an input clamp circuit that uses source followers to drive p-channel clamp transistors that turn off when the input voltage is too low. A voltage divider then sets the lowest voltage input to a differential stage. The differential stage receives the clamped inputs and has two tail current sinks to reduce delay sensitivity to charging and discharging of tail capacitances. A middle voltage is applied to transistors opposite the differential transistors that receive the clamped input voltages. A bias voltage for the tail current sinks is generated by mirroring currents and setting a gate voltage by injecting and removing a same bias current from a resistor.Type: GrantFiled: April 7, 2003Date of Patent: October 5, 2004Assignee: Pericom Semiconductor Corp.Inventor: Christopher G. Arcus
-
Patent number: 6791393Abstract: An anti-jitter circuit has an integrator storage capacitor. A charge pump derives from an input pulse train at least one charge packet during each cycle of the input pulse train and supplies the charge packets to the storage capacitor. A controlled current sink operating in conjunction with a high impedance low pass filter continuously discharges the storage capacitor to create a sawtooth voltage waveform having a mean d.c. voltage level. A differential comparator compares the sawtooth voltage waveform with the mean d.c.Type: GrantFiled: August 1, 2001Date of Patent: September 14, 2004Assignee: Toric LimitedInventor: Michael James Underhill
-
Patent number: 6788586Abstract: Described herein is an output buffer including an output stage formed by a pull-up transistor and a pull-down transistor, which are connected in series between a supply line set at a supply potential and a ground line set at a ground potential, with an intermediate node connected to the output of the output buffer. The output buffer further includes a unidirectional decoupling stage arranged between the output of the output buffer and the pull-up transistor for decoupling the output from the supply line during the switching transients of the output buffer in such a way as to prevent the switching noise present on the latter from being transferred onto the output of the output buffer.Type: GrantFiled: May 30, 2002Date of Patent: September 7, 2004Assignee: STMicroelectronics S.r.l.Inventors: Emanuele Confalonieri, Antonino Geraci, Marco Sforzin, Lorenzo Bedarida
-
Publication number: 20040169544Abstract: A flip-flop with built-in voltage translation is used in a transmission system so as to combine core flip-flop circuitry with a input/output voltage translator. The flip-flop with built-in voltage translation dynamically latches data and translates a core power supply voltage swing at an input of the flip-flop to an input/output power supply voltage swing at an output of the flip-flop. Thus, the flip-flop, dependent on a clock input, is able to output a data signal having a translated voltage swing.Type: ApplicationFiled: February 28, 2003Publication date: September 2, 2004Inventors: Aninda K. Roy, Claude R. Gauthier
-
Patent number: 6785187Abstract: In a conventional DRAM, row addresses and column addresses are latched by DFF and decoding of addresses is started a certain time after a clock rise, and it takes a long time after the clock rise until the decoding is completed, having a problem that it is not possible to perform read/write at high speed. The present invention adopts a configuration connecting latch circuits such as the row address latch circuits and column address latch circuits using a scan chain. This makes decoding of row addresses and column addresses start when the clock is “L”, making it possible to complete decoding on the rise of each operation clock cycle, shorten the operation clock cycle and speed up read/write. The conventional art conducts a test on the connection between the row addresses and column addresses of the logic section and memory through an actual operation test of the entire LSI, resulting in a low circuit failure detection rate.Type: GrantFiled: December 23, 2002Date of Patent: August 31, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tomonori Fujimoto, Shoji Sakamoto, Kiyoto Ohta
-
Patent number: 6781426Abstract: A pulse shaper is implemented in monolithic CMOS with a delay unit formed of a unity gain buffer. The shaper is formed of a difference amplifier having one input connected directly to an input signal and a second input connected to a delayed input signal through the buffer. An elementary cell is based on the pulse shaper and a timing circuit which gates the output of an integrator connected to the pulse shaper output. A detector readout system is formed of a plurality of elementary cells, each connected to a pixel of a pixel array, or to a microstrip of a plurality of microstrips, or to a detector segment.Type: GrantFiled: July 26, 2002Date of Patent: August 24, 2004Assignee: The Regents of the University of CaliforniaInventor: Vitali V. Souchkov
-
Patent number: 6777983Abstract: A differential voltage transmission circuit. The reference bias circuit outputs a first reference voltage, a second reference voltage and a reference current corresponding to a reference current adjusting signal. The differential comparator compares the difference between the first reference voltage and the second reference voltage with the difference between a first output voltage and a second output voltage, and outputs a result signal corresponding to the compared result. The decision circuit outputs the reference current adjusting signal corresponding to the result signal. The output circuit outputs the first output voltage and the second output voltage generated at both terminals of a termination resistor when the reference current flows through the termination resistor.Type: GrantFiled: May 22, 2003Date of Patent: August 17, 2004Assignee: Faraday Technology Corp.Inventors: Shin-Lin Wang, Kun-Chih Chang
-
Patent number: 6777987Abstract: A signal line driving circuit includes an inversion buffer, a pulse generator, a first signal buffer, and a second signal buffer. Here, the inversion buffer receives an input signal and includes an output terminal connected to the signal line to drive the signal line. The pulse generator receives the input signal to generate a pulse signal. The first signal buffer has a control terminal connected to an output terminal of the pulse generator and an input/output terminal connected to a node of the signal line. The first signal buffer reduces the rising transition time of a signal propagating on the signal line in response to a first control signal. The second signal buffer has a control terminal connected to the output terminal of the pulse generator and an input/output terminal connected to the node of the signal line. The second signal buffer reduces the falling transition time of a signal propagating on the signal line in response to a first control signal.Type: GrantFiled: March 21, 2003Date of Patent: August 17, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Moo-sung Chae, Chi-wook Kim, Sung-min Seo