Transmission Patents (Class 365/198)
-
Patent number: 8664972Abstract: Each of a plurality of memories includes a terminating resistor for preventing signal reflection, and a memory control circuit includes an ODT control circuit for driving the terminating resistor of each memory, and a selector for selecting, from memories except for a memory to be accessed, at least one memory for which driving of the terminating resistor is to be suppressed, in accordance with the memory to be accessed.Type: GrantFiled: November 10, 2011Date of Patent: March 4, 2014Assignee: Canon Kabushiki KaishaInventors: Kohei Murayama, Takeshi Suzuki
-
Patent number: 8644085Abstract: Correction of duty cycle distortion of DQ and DQS signals between a memory controller and a memory is corrected by determining a duty cycle correction factor. The duty cycle distortion is corrected by applying the duty cycle correction factor to the plurality of differential DQS signals. The duty cycle distortion is corrected across a plurality of differential DQS signals between the memory controller and the bursting memory.Type: GrantFiled: April 5, 2011Date of Patent: February 4, 2014Assignee: International Business Machines CorporationInventors: Kyu-hyoun Kim, Paul Rudrud, Jacob D. Sloat
-
Patent number: 8638619Abstract: A memory chip includes a plurality of storage elements. A method of controlling the memory chip includes receiving a plurality of target values from a memory controller. Each target value of the plurality of target values received from the memory controller corresponds to a respective one of the plurality of storage elements. The method further includes, for each storage element of the plurality of storage elements, adjusting a measurable parameter of the storage element until the measurable parameter of the storage element reaches the target value corresponding to the storage element received from the memory controller.Type: GrantFiled: April 29, 2013Date of Patent: January 28, 2014Assignee: Marvell World Trade Ltd.Inventor: Pantas Sutardja
-
Patent number: 8619492Abstract: An on-die termination (ODT) circuit of a memory device comprising: a memory device having a memory core having a memory cell array; a data input/output pin connected to the memory core through a data buffer; and an on-die termination (ODT) circuit, comprising: a termination circuit configured to provide a termination impedance at the input/output data pin, the termination circuit having a switching device that selectively connects a termination impedance to the input/output data pin based on the presence of an asynchronous control signal (ACS), wherein the ACS is generated based on the presence of a memory WRITE command.Type: GrantFiled: November 2, 2010Date of Patent: December 31, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Young-Jin Jeon
-
Patent number: 8599623Abstract: An integrated circuit device can include a plurality of test elements, each comprising at least one first switch coupled between a node within a tested section and an intermediate node, a test switch coupled between the intermediate node and a forced voltage node, and a second switch coupled between the intermediate node and an output node; wherein the forced voltage node is coupled to receive a forced voltage substantially the same as a test voltage applied to the output node in a test mode.Type: GrantFiled: December 23, 2011Date of Patent: December 3, 2013Assignee: Suvolta, Inc.Inventors: Lawrence T Clark, Richard S Roy
-
Patent number: 8581755Abstract: A data encoding scheme for transmission of data from one circuit to another circuit considers the Hamming Weight of combined multiple words to determine whether to invert or not invert an individual word to be transmitted. The multi-word data encoding scheme performs DBI encoding with data inversion conducted based on the total HW in the combined multiple words. The decision to invert or not invert each of the multiple words is made based on the sum of the individual Hamming Weights of each of the words. Such encoding has the advantage that SSO noise is dramatically reduced when the encoded data has a large number of words transmitted from one circuit to another circuit over a wide parallel bus.Type: GrantFiled: October 8, 2010Date of Patent: November 12, 2013Assignee: Rambus Inc.Inventors: Aliazam Abbasfar, John Wilson
-
Patent number: 8576650Abstract: A memory interface circuit is provided, comprising: a first signal output circuit configured to output a first signal via a first signal line to a first I/O terminal; a second signal output circuit configured to output a second signal via a second signal line to a second I/O terminal; and a noise cancellation circuit having at least one phase adjusting element and at least one gain adjusting element to reduce a noise signal induced on the second signal line due to the presence of the first signal on the first signal line, wherein the second signal line is disposed adjacent to the first signal line.Type: GrantFiled: March 8, 2013Date of Patent: November 5, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Young Oh, Seung-Jun Bae, Kwnag-Il Park
-
Patent number: 8553471Abstract: A data output buffer includes a driving unit and a control unit. The driving unit selectively performs a termination operation that provides a termination impedance to a transmission line coupled to an external pin, and a driving operation that provides a drive impedance to the transmission line while outputting read data. The control unit adjusts a value of the termination impedance and a value of the drive impedance based on an output voltage at the external pin during a termination mode, and controls the driving unit to selectively perform one of the termination operation and the driving operation during a driving mode.Type: GrantFiled: September 22, 2011Date of Patent: October 8, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Si-Hong Kim, Seung-Jun Bae, Jin-Il Lee, Kwang-Il Park
-
Patent number: 8547775Abstract: The semiconductor memory device includes plural core chips that are allocated with different chip identification information from each other and an interface chip that controls the plural core chips. The interface chip receives address information to specify memory cells and commonly supplies a part of the address information as chip selection information for comparison with the chip identification information to the plural core chips. As a result, since the controller recognizes that an address space is simply enlarged, the same interface as that in the semiconductor memory device according to the related art can be used.Type: GrantFiled: October 6, 2010Date of Patent: October 1, 2013Assignee: Elpida Memory, Inc.Inventor: Hideyuki Yoko
-
Patent number: 8547761Abstract: A memory module comprises a plurality of semiconductor memory devices each having a termination circuit for a command/address bus. The semiconductor memory devices are formed in a substrate of the memory module, and they operate in response to a command/address signal, a data signal, and a termination resistance control signal.Type: GrantFiled: October 4, 2010Date of Patent: October 1, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Seok-Il Kim, You-Keun Han, Jung-Joon Lee
-
Patent number: 8542543Abstract: A memory device including variable resistance elements comprises a plurality of memory cells configured to store data; a first signal transmission/reception unit and a second signal transmission/reception unit configured to transmit a signal to the memory cells or receive a signal from the memory cells; a first transmission line arranged to couple first ends of the memory cells to the first signal transmission/reception unit; and a second transmission line configured to couple second ends of the memory cells to the second signal transmission/reception unit, wherein a first resistance of a first signal path coupled between the first and second signal transmission/reception units through a first memory cell of the memory cells is substantially equal to a second electrical resistance of a second signal path coupled between a second memory cell and the first and second signal transmission/reception units through a second memory cell of the memory cells.Type: GrantFiled: March 16, 2013Date of Patent: September 24, 2013Assignee: SK hynix Inc.Inventor: Sang-Min Hwang
-
Publication number: 20130242680Abstract: A memory module includes a command/address (CA) register, memory devices, and a module resistor unit mounted on a circuit board. The centrally disposed CA register drive the memory devices one or more internal CA signal(s) to arrangements of memory devices using multiple CA transmission lines, wherein the multiple internal CA transmission lines are commonly terminated in the module resistor unit.Type: ApplicationFiled: March 14, 2013Publication date: September 19, 2013Inventors: JAE-JUN LEE, Do-Hyung Kim, Yong-Jin Kim, Bo-Ra Kim, Jeong-Hoon Baek, Kwang-Seop Kim, Da-Ae Heo
-
Patent number: 8531898Abstract: An on-die termination circuit includes a termination resistor unit connected to an external pin, and a termination control unit connected to the termination resistor unit. The termination resistor unit provides termination impedance to a transmission line connected to the external pin. The termination control unit varies the termination impedance in response to a plurality of bits of strength code associated with a data rate.Type: GrantFiled: March 15, 2011Date of Patent: September 10, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-Seok Seol, Young-Soo Sohn, Dong-Min Kim, Jin-Il Lee, Kwang-Il Park, Seung-Jun Bae, Sang-Hyup Kwak
-
Patent number: 8509020Abstract: A data processing system includes a first semiconductor device that has a plurality of blocks each including plural data, and a second semiconductor device that has a first control circuit controlling the first semiconductor device, and the first control circuit issues a plurality of commands to communicate with the first semiconductor device in units of access units including a plurality of first definitions that define a plurality of burst lengths indicating numbers of different data, respectively, and a plurality of second definitions that define correspondences between certain elements of data among the plural data included in the blocks, respectively, and arrangement orders in the numbers of different data that constitute the burst lengths, respectively, and communicates with the first semiconductor device through the plural data in the numbers of different data according to the first and second definitions.Type: GrantFiled: February 23, 2011Date of Patent: August 13, 2013Assignee: Elpida Memory, Inc.Inventor: Kazuhiko Kajigaya
-
Patent number: 8488383Abstract: A nonvolatile memory device includes: a data transmission line configured to transmit internal configuration data; a data path control unit configured to control a data transmission path direction of the data transmission line according to control of a test signal; and a configuration data latch unit configured to latch a signal transmitted through the data transmission line or drive a latched signal to the data transmission line, according to control of the test signal.Type: GrantFiled: July 1, 2011Date of Patent: July 16, 2013Assignee: SK Hynix Inc.Inventor: In Suk Yun
-
Patent number: 8477543Abstract: A data input circuit includes a valid strobe signal generation circuit and a data strobe signal counter. The valid strobe signal generation circuit is configured to remove a pulse of an internal strobe signal generated and generate a valid strobe signal. The pulse may have been generated during a preamble period. The data strobe signal counter is configured to count the valid strobe signal according to burst length information and generate a write latch signal for aligning data at a time of a write operation.Type: GrantFiled: March 18, 2011Date of Patent: July 2, 2013Assignee: SK Hynix Inc.Inventor: Kyoung-Hwan Kwon
-
Patent number: 8456930Abstract: A memory device including variable resistance elements comprises a plurality of memory cells configured to store data; a first signal transmission/reception unit and a second signal transmission/reception unit configured to transmit a signal to the memory cells or receive a signal from the memory cells; a first transmission line arranged to couple first ends of the memory cells to the first signal transmission/reception unit; and a second transmission line configured to couple second ends of the memory cells to the second signal transmission/reception unit, wherein a first resistance of a first signal path coupled between the first and second signal transmission/reception units through a first memory cell of the memory cells is substantially equal to a second electrical resistance of a second signal path coupled between a second memory cell and the first and second signal transmission/reception units through a second memory cell of the memory cells.Type: GrantFiled: October 7, 2010Date of Patent: June 4, 2013Assignee: Hynix Semiconductor Inc.Inventor: Sang Min Hwang
-
Patent number: 8432757Abstract: A semiconductor memory device includes a pattern data generator configured to generate certain pattern data in a training operation mode, and an output driver configured to drive the pattern data to output training data with a slew rate corresponding to an external command in the training operation mode.Type: GrantFiled: December 23, 2010Date of Patent: April 30, 2013Assignee: Hynix Semiconductor Inc.Inventor: Mi-Hye Kim
-
Patent number: 8432753Abstract: A memory chip including a plurality of storage elements, a receiver and a program module. Each of the storage elements has a measurable parameter. The receiver receives N target values from a memory controller, where N is an integer greater than zero. The programming module adjusts corresponding measurable parameters of N storage elements of the plurality of storage elements to the N target values.Type: GrantFiled: July 11, 2011Date of Patent: April 30, 2013Assignee: Marvell World Trade Ltd.Inventor: Pantas Sutardja
-
Patent number: 8395955Abstract: A memory interface circuit is provided, comprising: a first signal output circuit configured to output a first signal via a first signal line to a first I/O terminal; a second signal output circuit configured to output a second signal via a second signal line to a second I/O terminal; and a noise cancellation circuit having at least one phase adjusting element and at least one gain adjusting element to reduce a noise signal induced on the second signal line due to the presence of the first signal on the first signal line, wherein the second signal line is disposed adjacent to the first signal line.Type: GrantFiled: November 17, 2010Date of Patent: March 12, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Young Oh, Seung-Jun Bae, Kwnag-Il Park
-
Patent number: 8339879Abstract: A repair circuit of a semiconductor apparatus includes a transmission control unit configured to generate first through nth (n is an integer equal to or greater than 2) control signals in response to a repair information signal, and enable all mth through nth control signals when the repair information signal indicating an mth (m is an integer equal to or greater than 1 and equal to or less than n) TSV is inputted; transmission units configured to allocate transmission paths for first through nth signals to first through nth TSVs and a repair TSV in response to the first through nth control signals; and receiving units configured to receive the signals transmitted from the first through nth TSVs and the repair TSV in response to the first through nth control signals.Type: GrantFiled: July 14, 2010Date of Patent: December 25, 2012Assignee: SK Hynix Inc.Inventors: Min Seok Choi, Young Jun Ku
-
Patent number: 8320202Abstract: A memory system having first and second memory devices and a termination component. A first signal line is coupled to the first memory device to provide first data, associated with a write command, to the first memory device, and a second signal line coupled to the second memory device to provide second data, associated with the write command, to the second memory device. A control signal path is coupled to the first and second memory devices and the termination component such that the write command propagating on the control signal path propagates past the first memory device and the second memory device before reaching the termination component. A third signal line is provided to convey a clock signal that indicates when the write command propagating on the control signal path is to be sampled by the first and second memory devices.Type: GrantFiled: June 25, 2007Date of Patent: November 27, 2012Assignee: Rambus Inc.Inventors: Frederick A. Ware, Ely K. Tsern, Richard E. Perego, Craig E. Hampel
-
Patent number: 8315122Abstract: A semiconductor memory device having a multi-chip package structure providing active termination control. The semiconductor memory device includes first and second memory chips sharing a data I/O bus. The first memory chip includes a first chip enable (CE) port determining whether the first memory chip is activated, and a second CE port monitoring whether the second memory chip is activated. An active termination unit is turned ON only when the first and second chips are deactivated.Type: GrantFiled: March 4, 2010Date of Patent: November 20, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Keun-soo Jo, Dong-yang Lee
-
Publication number: 20120281486Abstract: A semiconductor memory device includes an I/O line for transmitting read data that has been read from a memory cell, a plurality of driver circuits for driving the I/O line on the basis of the read data, a read circuit for receiving the read data transmitted through the I/O line, and an assist circuit for amplifying the read data transmitted through the I/O line. The assist circuit is disposed farther away from a prescribed drive circuit included in the plurality of drive circuits as viewed from the read circuit. The signal level can thereby rapidly change levels even in memories having relatively long I/O lines.Type: ApplicationFiled: July 17, 2012Publication date: November 8, 2012Applicant: Elpida Memory, IncInventors: Shetti Shanmukheshwara Rao, Ankur Goel
-
Patent number: 8305819Abstract: A data output circuit of a semiconductor memory device includes a pipe latch unit configured to store input parallel data and align the stored data in response to a plurality of alignment control signals to output serial output data, and an alignment control signal generating unit configured to generate the plurality of alignment control signals in response to a burst-type information and a seed address group, wherein the alignment control signal generating unit generates the alignment control signals to swap data in a swap mode where the burst-type is a certain type and bits of the seed address group are certain values.Type: GrantFiled: March 31, 2010Date of Patent: November 6, 2012Assignee: Hynix Semiconductor Inc.Inventors: Kwang-Hyun Kim, Kang-Youl Lee
-
Patent number: 8300490Abstract: A semiconductor memory includes a word line coupled to memory cells that transmits a word line signal; at least one word repeater circuit that includes a first load circuit disposed on the word line; a first dummy word line disposed along the word line that transmits a first dummy word line signal; at least one dummy repeater circuit that includes a second load circuit disposed on the first dummy word line; bit lines coupled to the memory cells; column switches that couple the bit lines to data lines, respectively; a column selection line disposed along the word line that transmits a column selection signal for controlling each column switch; and at least one column repeater circuit disposed on the column selection line that outputs the column selection signal in synchronization with the first dummy word line signal input to the first dummy repeater circuit.Type: GrantFiled: May 10, 2010Date of Patent: October 30, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Shinichi Moriwaki
-
Publication number: 20120250436Abstract: Embodiments of the present invention provide impedance matching between a Field Programmable Gate Array (FPGA) and memory modules in a semiconductor storage device (SSD) system architecture. Specifically, a set (at least one) of memory modules is coupled to an FPGA. A damping resistor is placed at the impedance mismatching point to reduce signal noise.Type: ApplicationFiled: April 4, 2011Publication date: October 4, 2012Inventor: Byungcheol Cho
-
Patent number: 8279689Abstract: An apparatus is provided that includes a memory controller to provide a first on-die termination (ODT) signal and a second ODT signal, a memory channel, a first memory module to couple to the memory channel, and a second memory module to couple to the memory channel. The first memory module may include a first memory having a first ODT circuit to receive the first ODT signal, and a second memory having a second ODT circuit to receive the first ODT signal. The first ODT signal may disable the ODT circuit of the first memory when the first memory is to be ACTIVE.Type: GrantFiled: May 17, 2011Date of Patent: October 2, 2012Assignee: Intel CorporationInventor: Ripan Das
-
Patent number: 8279690Abstract: A system is provided for high-speed communication between a memory controller and a plurality of memory devices. A memory controller, and a plurality of memory devices are provided. Additionally, at least one channel is included for providing electrical communication between the memory controller and the plurality of memory devices, an impedance of the channel being at least partially controlled using High Density Interconnect (HDI) technology.Type: GrantFiled: February 6, 2012Date of Patent: October 2, 2012Assignee: Google Inc.Inventors: Min Wang, Philip Arnold Ferolito, Suresh Natarajan Rajan, Michael John Sebastian Smith
-
Patent number: 8274308Abstract: Described herein are a method and an apparatus for dynamically switching between one or more finite termination impedance value settings to a memory input-output (I/O) interface of a memory in response to a termination signal level. The method comprises: setting a first termination impedance value setting for a termination unit of an input-output (I/O) interface of a memory; assigning the first termination impedance value setting to the termination unit when the memory is not being accessed; and switching from the first termination impedance value setting to a second termination impedance value setting in response to a termination signal level.Type: GrantFiled: June 28, 2010Date of Patent: September 25, 2012Assignee: Intel CorporationInventors: James A. McCall, Kuljit S. Bains
-
Patent number: 8264881Abstract: A semiconductor memory is provided which includes: a first pad; a second pad disposed adjacent to the first pad; a first output buffer coupled to the first pad; and a second output buffer coupled to the second pad. The first pad is coupled to the second pad by metal.Type: GrantFiled: November 24, 2009Date of Patent: September 11, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Hiroyuki Kobayashi, Toshiya Uchida
-
Publication number: 20120218832Abstract: A data transmission circuit includes: a driving voltage generation unit configured to generate a driving voltage having a lower level than an external driving voltage; a switch unit configured to transmit the driving voltage when any one of a write enable signal and a read enable signal is enabled; and a data transmission unit configured to be driven by receiving the driving voltage, transmit a signal of a DQ pad as data in response to the write enable signal, and transmit the data to the DQ pad in response to the read enable signal.Type: ApplicationFiled: January 27, 2012Publication date: August 30, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Sang Kwon LEE
-
Patent number: 8254155Abstract: A microelectronic assembly can include first and second microelectronic packages mounted to opposed surfaces of a circuit panel. Each package can include a substrate having first, second, and third apertures extending therethrough, first, second, and third microelectronic elements each having a surface facing the first surface of the substrate and a plurality of contacts aligned with at least one of the apertures, a plurality of terminals exposed at the second surface in a central region thereof, and leads connected between the contacts of each microelectronic element and the terminals. The apertures of each substrate can have first, second, and third axes extending in directions of their lengths. The first and second axes can be parallel to one another. The third axis can be transverse to the first and second axes. The terminals of each package can be configured to carry all of the address signals transferred to the respective package.Type: GrantFiled: January 20, 2012Date of Patent: August 28, 2012Assignee: Invensas CorporationInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Patent number: 8254190Abstract: A system, method, and computer program product are provided for driving a memory circuit. In one embodiment, the memory circuit is driven utilizing a first resistance value in a first mode of operation. Further, in a second mode of operation, the memory circuit is driven utilizing a second resistance value. In another embodiment, a device is provided for driving a memory circuit without active termination utilizing a resistor.Type: GrantFiled: December 29, 2009Date of Patent: August 28, 2012Assignee: NVIDIA CorporationInventors: Gabriele Gorla, Bruce H. Lam
-
Patent number: 8243543Abstract: Semiconductor memory device for high-speed data input/output includes a first serializer configured to partially serialize input 8-bit parallel data to output first to fourth serial data, a second serializer configured to partially serialize the first to fourth serial data to output fifth and sixth serial data and a third serializer configured to serialize the fifth and sixth serial data to output seventh serial data.Type: GrantFiled: June 30, 2008Date of Patent: August 14, 2012Assignee: Hynix Semiconductor Inc.Inventors: Beom-Ju Shin, Sang-Sic Yoon
-
Patent number: 8218180Abstract: An image forming apparatus includes an image receiving unit configured to receive image data, a sender identifying unit configured to identify a sender of the received image data, a check unit configured to check whether the identified sender corresponds to a predetermined sender, a management information providing unit configured to provide management-purpose image data obtained by encoding management information for controlling at least one of a transmission operation for transmitting an image scanned from a printout and a copy operation for copying an image scanned from a printout, and a print unit configured to print the management-purpose image data together with the received image data in response to a check result by the check unit indicating that the identified sender corresponds to the predetermined sender.Type: GrantFiled: December 10, 2008Date of Patent: July 10, 2012Assignee: Ricoh Company, Ltd.Inventor: Toshifumi Shobu
-
Patent number: 8203897Abstract: Semiconductor device and semiconductor memory device include a plurality of internal circuits configured to perform test operations in response to their respective test mode signals and a plurality of test-mode control units configured to control the test operations of the internal circuits to be disabled in response to a test-off signal.Type: GrantFiled: September 9, 2011Date of Patent: June 19, 2012Assignee: Hynix Semiconductor Inc.Inventors: Jeong-Yoon Ahn, Ji-Eun Jang, Young-Jun Ku
-
Patent number: 8199591Abstract: A data driver is presented in which the data driver includes a termination/pull-up driver and a pull-down driver. The termination/pull-up driver is configured to perform a termination operation and a pull-up operation at the same time for a data output terminal during an active interval of a semiconductor memory. The pull-down driver is configured to be activated when the semiconductor memory performs a read operation, and configured to pull down the output terminal in response to a level of an input data.Type: GrantFiled: June 30, 2009Date of Patent: June 12, 2012Assignee: Hynix Semiconductor Inc.Inventors: Dong Uk Lee, Ji Yeon Yang
-
Patent number: 8194480Abstract: A method for initializing a memory device is provided. The method includes a step for transmitting at least N+1 clock cycles to the memory device, wherein the N is an amount of bits of output serial data of the memory device. During a clock cycle of the at least N+1 clock cycles, a first start/stop signal is transmitted to the memory device. During another clock cycle of the at least N+1 clock cycles, a second start/stop signal is transmitted to the memory device.Type: GrantFiled: November 19, 2009Date of Patent: June 5, 2012Assignee: Himax Technologies LimitedInventors: Cheng-Che Tsai, Pu-Jen Cheng
-
Patent number: 8179731Abstract: A storage device includes a storage array having a group of storage elements. Each storage element can written to a discrete set of physical states. A read circuit selects one or more storage elements and generates, for each selected storage element, an analog signal representative of the physical state of the selected storage element. A signal processing circuit processes the analog signal to generate a plurality of outputs, with each output representing a degree of an association of the selected storage element with a different subset of one or more of the discrete set of physical states.Type: GrantFiled: August 6, 2009Date of Patent: May 15, 2012Assignee: Analog Devices, Inc.Inventors: Benjamin Vigoda, Eric Nestler, Jeffrey Bernstein, David Reynolds, Alexander Alexeyev, Jeffrey Venuti, William Bradley, Vladimir Zlatkovic
-
Patent number: 8169842Abstract: A skew detection circuit includes a data sensing block configured to sense a first data that is transferred earliest and a last data that is transferred latest among a plurality of data which are transferred through different transfer paths, and generate a sensing result signal; and a detection signal generation block configured to compare an output signal of the data sensing block with a certain time, and generate a skew detection signal.Type: GrantFiled: December 29, 2009Date of Patent: May 1, 2012Assignee: Hynix Semiconductor Inc.Inventor: Seong-Jun Lee
-
Patent number: 8159889Abstract: A solid state disk controller apparatus comprises a first port; a second port having a plurality of channels; a central processing unit connected to a CPU bus; a buffer memory configured to store data to be transferred from the second port to the first port and from the first port to the second port; a buffer controller/arbiter block connected to the CPU bus and configured to control read and write operations of the buffer memory based on a control of the central processing unit; a first data transfer block connected between the first port and the buffer controller/arbiter block and configured to transfer data to be stored/read in/from the buffer memory bypassing the CPU bus; and a second data transfer block connected between the second port and the buffer controller/arbiter block and configured to transfer data to be stored/read in/from the buffer memory bypassing the CPU bus.Type: GrantFiled: June 25, 2009Date of Patent: April 17, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Ryul Ryu
-
Patent number: 8154901Abstract: Certain embodiments described herein include a memory module having a printed circuit board including at least one connector configured to be operatively coupled to a memory controller of a computer system. The memory module further includes a plurality of memory devices on the printed circuit board and a circuit including a first set of ports operatively coupled to at least one memory device. The circuit further includes a second set of ports operatively coupled to the at least one connector. The circuit includes a switching circuit configured to selectively operatively couple one or more ports of the second set of ports to one or more ports of the first set of ports. Each port of the first set and the second set comprises a correction circuit which reduces noise in one or more signals transmitted between the first set of ports and the second set of ports.Type: GrantFiled: April 13, 2009Date of Patent: April 10, 2012Assignee: Netlist, Inc.Inventors: Hyun Lee, Jayesh R. Bhakta, Jeffrey C. Solomon, Mario Jesus Martinez, Chi-She Chen
-
Publication number: 20120081982Abstract: A semiconductor apparatus includes a memory array configured to store write data transmitted through data transmission lines and transmit stored data to the data transmission line as read data; a data write unit configured to drive the write data to the data transmission lines in response to a data write command; and a data read unit configured to sense the read data transmitted through the data transmission lines in response to a data read command when a data verification signal is deactivated and sense the write data transmitted through the data transmission lines in response to the data write command when the data verification signal is activated.Type: ApplicationFiled: December 31, 2010Publication date: April 5, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Jae Ung YI, Yong Bok AN
-
Patent number: 8111566Abstract: A system is provided for high-speed communication between a memory controller and a plurality of memory devices. A memory controller, and a plurality of memory devices are provided. Additionally, at least one channel is included for providing electrical communication between the memory controller and the plurality of memory devices, an impedance of the channel being at least partially controlled using High Density Interconnect (HDI) technology.Type: GrantFiled: November 16, 2007Date of Patent: February 7, 2012Assignee: Google, Inc.Inventors: Min Wang, Philip Arnold Ferolito, Suresh Natarajan Rajan, Michael John Sebastian Smith
-
Publication number: 20120026807Abstract: A semiconductor memory chip includes: a driving voltage reception unit configured to receive a power supply voltage and a ground voltage; a first data driving unit configured to be supplied with the power supply voltage and the ground voltage, and drive first data to output the driven first data through a first data line; a second data driving unit configured to be supplied with the power supply voltage and the ground voltage, and drive second data to output the driven second data through a second data line; and a MOS transistor coupled between the first data line and the second data line.Type: ApplicationFiled: January 24, 2011Publication date: February 2, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Hyun Seok KIM, Sung Woo HAN, Jun Ho LEE, Boo Ho JUNG, Yang Hee KIM
-
Patent number: 8107306Abstract: A storage device includes a storage array having a group of storage elements. Each storage element can written to a discrete set of physical states. A read circuit selects one or more storage elements and generates, for each selected storage element, an analog signal representative of the physical state of the selected storage element. A signal processing circuit processes the analog signal to generate a plurality of outputs, with each output representing a degree of an association of the selected storage element with a different subset of one or more of the discrete set of physical states.Type: GrantFiled: August 6, 2009Date of Patent: January 31, 2012Assignee: Analog Devices, Inc.Inventors: Benjamin Vigoda, Eric Nestler, Jeffrey Bernstein, David Reynolds, Alexander Alexeyev, Jeffrey Venuti, William Bradley, Vladimir Zlatkovic
-
Patent number: 8102724Abstract: A memory device is connected through an interface to a memory controller. The controller's reference voltage is set based on a driver's impendence of the memory device during driver training. The voltage is applied to a reference resistor pair at the controller and changed until the voltage level switches. The voltage is then set at the reference resistor pair of the controller.Type: GrantFiled: January 29, 2009Date of Patent: January 24, 2012Assignee: International Business Machines CorporationInventors: Benjamin A Fox, William P Hovis, Thomas W Liang, Paul Rudrud
-
Publication number: 20110305097Abstract: A semiconductor device comprises transmission lines, inverting circuits, first, second and third switches, global sense amplifiers, and a control circuit. The first switch switches between the transmission line and the input of the inverting circuit, the second switch switches between the transmission line and the output of the transmission line, and the third switch switches between the adjacent transmission lines. The control circuit turns off the first and second switches so that the transmission lines are brought into a floating state in a state where signals of the transmission lines are held in the inverting circuits by the global sense amplifiers. After charge sharing of the transmission lines occurs by turning on the third switches within a predetermined period, the control circuit turns off the second switches so that the transmission lines are inverted and driven via the inverting circuits and the second switches.Type: ApplicationFiled: June 8, 2011Publication date: December 15, 2011Applicant: Elpida Memory, Inc.Inventor: Kazuhiko Kajigaya
-
Patent number: RE43162Abstract: A semiconductor memory module (1) includes a circuit substrate (2), a first (100), a second (200), a third (300) and a fourth (400) rank of memory chips (3), a first register (10) and a second register (20). The first register (10) and the second register (20) each comprise a first input (11, 21) for receiving a respective chip select signal (CS0, CS2), a second input (12, 22) for receiving a respective other chip select signal (CS1, CS3) at least one third input (13, 23) for receiving command/address signals (CA), and at least one third output (16, 26).Type: GrantFiled: April 14, 2010Date of Patent: February 7, 2012Assignee: Qimonda AGInventor: Siva RaghuRam