Multiport Memory Patents (Class 711/149)
-
Patent number: 7752017Abstract: A system and method for simulating resource allocation, where the allocation strategies which can be simulated include those of prior art but also include a large class of important allocation strategies that are not possible or not easy to simulate using prior art techniques and systems is described. A location limiting allocation strategy is also described. This strategy supports resource capacity schedules and request priorities as supported by prior art, but simultaneously supports the enforcement of allocation limits applied to a property expressed in the allocation request, namely the location of the work to be performed, or a location, resource pair to perform the work.Type: GrantFiled: March 24, 2006Date of Patent: July 6, 2010Assignee: Moca Systems, Inc.Inventors: Daniel L. Leary, David W. Rolin, Dong Jiang
-
Patent number: 7752398Abstract: An N-port memory architecture is disclosed that stores multi-dimensional arrays so that: (1) N contiguous elements in a row can be accessed without blocking, (2) N contiguous elements in a column can be accessed without blocking, (3) some N-element two-dimensional sub-arrays can be accessed without blocking, and (4) all N/2-element two-dimensional sub-arrays can be accessed without blocking. Second, the architecture has been modified so that the above can happen and that any element can be accessed on any data port. The architecture is particularly advantageous for loading and unloading data into the vector registers of a single-instruction, multiple-data processor, such as that used for video decoding.Type: GrantFiled: May 23, 2006Date of Patent: July 6, 2010Assignee: LSI CorporationInventor: Robert Louis Caulk
-
Publication number: 20100169583Abstract: A multi-port memory device includes ports, banks, a global data bus, an input/output (I/O) controller, mode register set (MRS), a clock generator, and a test I/O controller. The I/O controller transmits a test signal to the global data bus in response to a mode register enable signal. The MRS generates a test enable signal in response to the mode register enable signal and outputs a mode selection signal which determines a data transmission mode of a test I/O signal in response to the test signal. The clock generator receives an external clock and generates an internal clock based on the external clock in response to the mode selection signal. The test I/O controller inputs/outputs the test I/O signal in synchronism with the internal clock. The mode register enable signal active during a test operation mode for testing a core area of the banks.Type: ApplicationFiled: March 3, 2010Publication date: July 1, 2010Inventors: Jin-Il Chung, Jae-II Kim, Chang-Ho Do, Hwang Hur
-
Patent number: 7747828Abstract: A static random access memory (SRAM) includes an input read register (IRR) for monitoring the state of external binary devices and an output drive register (ODR) for controlling the state of external binary devices. The SRAM can be a multi-port device for access by multiple processors or controllers. Each bit of the IRR can mirror the state of a connected external binary device, and can be read to a connected processor using a standard read instruction. Each bit of the ODR can manipulate the state of a connected external binary device by providing the device with a path to the SRAM supply voltage. Each bit of the ODR can also be read without changing the state, or interrupting the operation of, the connected external binary device. When set to the proper mode, the addresses used for the IRR and ODR can be used with the SRAM main memory array for standard memory operations.Type: GrantFiled: November 17, 2004Date of Patent: June 29, 2010Assignee: Integrated Device Technology, Inc.Inventors: Yunsheng Wang, Casey Springer, Tak Kwong Wong, Bill Beane
-
Publication number: 20100161892Abstract: A memory is described which includes a main memory array made up of multiple single-ported memory banks connected by parallel read and write buses, and a sideband memory equivalent to a single dual-ported memory bank. Control logic and tags state facilitates a pattern of access to the main memory and the sideband memory such that the memory performs like a fully provisioned dual-ported memory capable of reading and writing any two arbitrary addresses on the same cycle.Type: ApplicationFiled: December 19, 2008Publication date: June 24, 2010Applicant: FULCRUM MICROSYSTEMS, INC.Inventors: Jonathan Dama, Andrew Lines
-
Patent number: 7743220Abstract: A computing machine and system to provide multiple independent simultaneous memory requests is disclosed. The computing machine includes a memory. A plurality of heterogeneous computational nodes embodied in an integrated circuit are configured to make requests for memory accesses to the memory. A memory controller allows multiple independent simultaneous requests for memory accesses by the heterogeneous computational nodes to the memory.Type: GrantFiled: May 6, 2008Date of Patent: June 22, 2010Assignee: QST Holdings, LLCInventors: Frederick Curtis Furtek, Paul L. Master
-
Patent number: 7739458Abstract: An image forming apparatus includes a plurality of hardware resources provided to carry out image formation. A plurality of application programs perform respective processing of the plurality of hardware resources related to the image formation. A storage device stores rewritable shared data which is used by the application programs in common. A shared-data control unit suspends one of a write-lock request or a read-lock request that is received from one of the application programs when acquisition and/or updating of the shared data is inhibited, and after the acquisition and/or updating of the shared data is allowed, inhibits the acquisition and/or updating of the shared data by other application programs in accordance with the suspended request for the one of the plurality of application programs.Type: GrantFiled: September 10, 2003Date of Patent: June 15, 2010Assignee: Ricoh Company, Ltd.Inventor: Junichi Minato
-
Patent number: 7735099Abstract: Method and system for a network for receiving and sending network packets is provided. The system includes a host processor that executes an operating system for a host system and at least one application that runs in a context that is different from a context of the operating system; and a network adapter with a hardware device that can run a network protocol stack, wherein the application can access the network adapter directly via an application specific interface layer without using the operating system and the application designates a named memory buffer for a network connection and when data is received by the network adapter for the network connection, then the network adapter passes the received data directly to the designated named buffer.Type: GrantFiled: December 23, 2005Date of Patent: June 8, 2010Assignee: QLOGIC, CorporationInventor: Charles Micalizzi, Jr.
-
Patent number: 7730276Abstract: A shared memory switch is provided for storing and retrieving data from BlockRAM (BRAM) memory of a PLD. A set of class queues maintain a group of pointers that show the location of the incoming “cells” or “packets” stored in the memory in the switch based on the time of storage in the BRAM. A non-blocking memory architecture is implemented that allows for a scalable N×N memory structure to be created (N=number of input and output ports). A write controller stripes the data across this N×N memory to prevent data collisions on read in or read out of data. The data is scheduled for read out of this N×N shared memory buffer based on priorities or classes in the class queues, with priorities being set by a user, and then data is read out from the BRAM.Type: GrantFiled: October 25, 2005Date of Patent: June 1, 2010Assignee: XILINX, Inc.Inventors: Gautam Nag Kavipurapu, Sweatha Rao, Chris Althouse
-
Patent number: 7724390Abstract: An image processing apparatus which is equipped with card slots can cope with plural kinds of memory cards acting as media, and a recording apparatus does not occur a malfunction in its card reader due to a lack of a current to be supplied to the medium even when the plural media are respectively inserted in the card reader. To do so, when the media are initially inserted in the plural card slots, the slot in which the medium is first inserted is set to be available, and the remaining slots are set to be unavailable. Besides, power is not supplied to the slots which have been set to be unavailable.Type: GrantFiled: February 11, 2004Date of Patent: May 25, 2010Assignee: Canon Kabushiki KaishaInventor: Takashi Imai
-
Publication number: 20100122039Abstract: Memory systems and accessing methods are disclosed. In one embodiment, a method of accessing a memory device includes accessing a first end of the memory device regarding a first data type, and accessing a second end of the memory device regarding a second data type.Type: ApplicationFiled: November 11, 2008Publication date: May 13, 2010Inventors: Ravi Ranjan Kumar, Sreekumar Padmanabhan
-
Patent number: 7716403Abstract: The subject disclosure pertains to transparent communications in an industrial automation environment amongst automation system components and IT systems. Systems and methods are provided that send and receive data to, from and amongst automation devices and transactional based IT systems. The system is viewed as a control system to the automation device and as a transactional system to the IT system. Accordingly, it is not necessary to provide a custom interface between automation devices and the IT systems.Type: GrantFiled: September 30, 2005Date of Patent: May 11, 2010Assignee: Rockwell Automation Technologies, Inc.Inventor: Kenwood H. Hall
-
Patent number: 7716396Abstract: A system for managing a circular buffer memory includes a number of data writers, a number of data readers, a circular buffer memory; and logic configured to form a number of counters, form a number of temporary variables from the counters, and allow the data writers and the data readers to simultaneously access locations in the circular buffer memory determined by the temporary variables.Type: GrantFiled: February 9, 2007Date of Patent: May 11, 2010Assignee: Juniper Networks, Inc.Inventors: Juqiang Liu, Hua Ji, Haisang Wu
-
Patent number: 7711907Abstract: A state machine is provided with outputs that have programmable delays that enable the state machine to be compatible with a number of different devices. The state machine uses shift register look up tables (SRLs) to provide variable output delays. The state machine can be provided in the BRAM of an FPGA, and can be used to provide control logic in a multi-port memory controller (MPMC). The MPMC with such a state machine can then connect to multiple different types of memory devices either simultaneously or separately.Type: GrantFiled: February 14, 2007Date of Patent: May 4, 2010Assignee: Xilinx, Inc.Inventors: Glenn A. Baxter, Jennifer R. Lilley
-
Publication number: 20100106917Abstract: A method, apparatus and system for reducing memory latency is disclosed. In one embodiment, data between a host computer system and a memory is communicated via a port or a group of ports at the memory over multiple time intervals, wherein the host computer is coupled to the memory. Further, a command associated with the data is communicated between the host computer system and the memory via the port or the group of ports over a single time interval.Type: ApplicationFiled: October 23, 2009Publication date: April 29, 2010Inventors: Alan Ruberg, Seoung Jeong Lee, Hyung Rok Lee, Daeyun Shim, Dongyun Lee, Sungjoon Kim, Anu Murthy
-
Patent number: 7707363Abstract: An N-port memory architecture is disclosed that stores multi-dimensional arrays so that: (1) N contiguous elements in a row can be accessed without blocking, (2) N contiguous elements in a column can be accessed without blocking, (3) some N-element two-dimensional sub-arrays can be accessed without blocking, and (4) all N/2-element two-dimensional sub-arrays can be accessed without blocking. Second, the architecture has been modified so that the above can happen and that any element can be accessed on any data port. The architecture is particularly advantageous for loading and unloading data into the vector registers of a single-instruction, multiple-data processor, such as that used for video decoding.Type: GrantFiled: May 23, 2006Date of Patent: April 27, 2010Assignee: LSI CorporationInventor: Robert Louis Caulk
-
Patent number: 7702859Abstract: A new and useful DMA-like arrangement provides fast inter-system transfers of large data volumes. A preferred embodiment of the invention includes a data-transfer-out system and further includes a data-transfer-in system. At least one of the systems has a dual ported memory structure configured in a way so that data can move out of a memory module of the structure from one port while other data can independently move into the memory module through the other port. The systems are detachable with respect to each other, and the memory modules of both systems are correspondingly paired with compatible specifications such as module sizes. Furthermore, these memory modules are physically configured in a way so that inter-system data transfer occurs in a parallel (i.e., module to module) manner without the aid of the CPU of the system that has the dual ported memory structure.Type: GrantFiled: July 31, 2007Date of Patent: April 20, 2010Inventors: Elwyn Timothy Uy, Mingjie Lin
-
Publication number: 20100095089Abstract: A multiprocessor system includes first and second processors independently executing application functions associated with one or more applications using an open operating system (OS), a multiport memory, a first nonvolatile memory coupled to the first processor via a first bus, and a second nonvolatile memory coupled to the second processor via a second bus. The multiport memory includes a memory cell array divided into a plurality of memory banks including a shared memory bank commonly accessed by the first and second processors via respective first and second ports, and an internal register disposed outside the memory cell array and configured to control access authority to the shared memory bank by the first and second processors, wherein different application functions are independently executed in parallel by the first and second processors using the multiport memory as a data transfer mechanism.Type: ApplicationFiled: October 12, 2009Publication date: April 15, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jin-Hyoung Kwon
-
Patent number: 7698336Abstract: Techniques for associating geographic-related information with objects are described. In one implementation, a search is conducted on a keyword string of one or more keywords descriptive or otherwise representative of a geographically-relevant object. If a location is identified, geographic-related semantic information of the location is associated with the geographically-relevant object. In some cases, multiple possible locations may be identified as a result of searching the keyword string. If multiple locations are identified, a probable location is determined and then geographic-related semantic information of the probable location is associated with the geographically-relevant object described by the keyword string.Type: GrantFiled: October 26, 2006Date of Patent: April 13, 2010Assignee: Microsoft CorporationInventor: Suman K. Nath
-
Patent number: 7697362Abstract: A plurality of masters arbitrate for access to a shared memory device, such as a SDRAM (synchronous dynamic random access memory), amongst themselves using software and arbitration interfaces. The masters generate additional commands upon arbitration, such as MRS and PALL commands, for prevention of collision of commands, refresh starvation, and/or a missing pre-charge operation in the shared memory device.Type: GrantFiled: September 15, 2006Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Min Lee, Sung-Jae Byun, Han-Gu Sohn, Gyoo-Cheol Hwang
-
Publication number: 20100088469Abstract: Disclosed is a storage system that suppress occurrence of a bottleneck in the storage system, efficiently uses a bandwidth of hardware, and achieves high reliability. A storage system includes a storage apparatus that stores data, a controller that controls data input/output with respect to the storage apparatus, and an interface that couples the storage apparatus and the controller. The storage apparatus has a plurality of physical ports that are coupled to the interface. The controller logically partitions a storage area of the storage apparatus into a plurality of storage areas and provides the plurality of storage areas, or allocates the plurality of physical ports to the logically partitioned storage areas.Type: ApplicationFiled: December 19, 2008Publication date: April 8, 2010Inventors: Mamoru Motonaga, Takashi Chikusa, Takashi Nozawa, Yuko Matsui, Megumi Hokazono
-
Publication number: 20100088475Abstract: A data processing circuit comprises an instruction execution circuit (14) and a plurality of memory banks. The instruction execution circuit (14) is capable of processing blocks of data values (e.g. pixel values for a two-dimensional block of pixels) in parallel. The data values are stored (preferably cached) in the memory banks and supplied in parallel. A plurality of translation circuits (22) is coupled between block addressing outputs of the instruction execution circuits and address inputs of the memory banks. The translation circuits provide for the possibilty of addressing more than one block in parallel from different memory banks. The data is routed to the execution circuit from the selected memory banks by routing circuits. In an embodiment each translation circuit is able to address all memory of the banks.Type: ApplicationFiled: September 21, 2007Publication date: April 8, 2010Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Carlos Antonio Alba Pinto, Ramanathan Sethuraman
-
Patent number: 7694073Abstract: In a cluster-structured disk subsystem, when creating a volume for an online backup separately from a volume for a normal I/O, it is desirable to be able to achieve such a creation for any volume under subsystem. Further, with an increase in the capacity of the subsystem, it becomes more difficult for a user to determine where to place a volume to which data is to be copied. Thus, a cluster-structured storage system is provided in which it is possible to reference/renew snapshot control information in shared memory of other clusters and achieve a snapshot between clusters via an inter-cluster connecting mechanism. In this system, control is performed inside/outside the cluster, and a control is performed inside/outside the cluster, and a volume to which data is to be copied is suggested to the user.Type: GrantFiled: September 21, 2007Date of Patent: April 6, 2010Assignee: Hitachi, Ltd.Inventors: Ai Satoyama, Yasutomo Yamamoto, Takashi Oeda, Kouji Arai
-
Patent number: 7694077Abstract: A multi-port instruction/data integrated cache which is provided between a parallel processor and a main memory and stores therein a part of instructions and data stored in the main memory has a plurality of banks, and a plurality of ports including an instruction port unit consisting of at least one instruction port used to access an instruction from the parallel processor and a data port unit consisting of at least one data port used to access data from the parallel processor. Further, a data width which can be specified to the bank from the instruction port is set larger than a data width which can be specified to the bank from the data port.Type: GrantFiled: February 20, 2008Date of Patent: April 6, 2010Assignee: Semiconductor Technology Academic Research CenterInventors: Tetsuo Hironaka, Hans Jürgen Mattausch, Tetsushi Koide, Tai Hirakawa, Koh Johguchi
-
Publication number: 20100077157Abstract: Embodiments of the invention provide a memory device that may be accessed by a plurality of controllers or processor cores via respective ports of the memory device. Each controller may be coupled to a respective port of the memory device via a data bus. Each port of the memory device may be associated a predefined section of memory, thereby giving each controller access to a distinct section of memory without interference from other controllers. A common command/address bus may couple the plurality of controllers to the memory device. Each controller may assert an active signal on a memory access control bus to gain access to the command/address bus to initiate a memory access. In some embodiments, the memory device may be a package comprising a plurality of stacked memory dies.Type: ApplicationFiled: September 22, 2008Publication date: March 25, 2010Inventors: Peter Gregorius, Thomas Hein, Martin Maier, Hermann Ruckerbauer, Thilo Schaffroth, Ralf Schedel, Wolfgang Spirkl, Johannes Stecker
-
Publication number: 20100077139Abstract: Embodiments of the invention provide a memory device that may be accessed by a plurality of controllers or processor cores via respective ports of the memory device. Each controller may be coupled to a respective port of the memory device via a data bus. Each port of the memory device may be associated a predefined section of memory, thereby giving each controller access to a distinct section of memory without interference from other controllers. A common command/address bus may couple the plurality of controllers to the memory device. Each controller may assert an active signal on a memory access control bus to gain access to the command/address bus to initiate a memory access.Type: ApplicationFiled: September 22, 2008Publication date: March 25, 2010Inventors: PETER GREGORIUS, THOMAS HEIN, MARTIN MAIER, HERMANN RUCKERBAUER, THILO SCHAFFROTH, RALF SCHEDEL, WOLFGANG SPIRKL, JOHANNES STECKER
-
Publication number: 20100070691Abstract: A multiprocessor system employing a multiport semiconductor memory device and a nonvolatile memory having a shared bus is provided. The multiprocessor system includes a first processor; a second processor; a semiconductor memory device including a shared memory area accessed in common by the first and second processors through different ports and assigned within a memory cell array, and an internal register positioned outside the memory cell array, the internal register being configured to provide an access authority for a shared bus to the first and second processors; and a nonvolatile semiconductor memory device having first and second nonvolatile memory areas coupled corresponding to the first and second processors through the shared bus, the first and second nonvolatile memory areas being accessed by and corresponding to the first and second processors according to the access authority for the shared bus.Type: ApplicationFiled: September 17, 2009Publication date: March 18, 2010Inventor: Jin-Hyoung Kwon
-
Patent number: 7680988Abstract: A shared memory is usable by concurrent threads in a multithreaded processor, with any addressable storage location in the shared memory being readable and writeable by any of the threads. Processing engines that execute the threads are coupled to the shared memory via an interconnect that transfers data in only one direction (e.g., from the shared memory to the processing engines); the same interconnect supports both read and write operations. The interconnect advantageously supports multiple parallel read or write operations.Type: GrantFiled: October 30, 2006Date of Patent: March 16, 2010Assignee: NVIDIA CorporationInventors: John R. Nickolls, Brett W. Coon, Ming Y. Siu, Stuart F. Oberman, Samuel Liu
-
Patent number: 7669014Abstract: A transpose memory circuit is provided which comprises a number of dual port memory blocks each having a plurality of storage cells each configured for storing one or more data word. The dual port memory blocks form a storage array for storing at least one input matrix and outputting the at least one input matrix in transposed form. A data input is provided to receive a plurality data words on each cycle and a data output is provided to output a plurality of data words on each cycle. A read address logic is provided to generate read addresses such that one cell of each dual port memory block can be read out on each cycle. A write address logic is provided to generate write addresses such that one cell k of each dual port memory block can be written on each cycle. In each cycle, one storage cell of each dual port memory block is addressed by the read address logic. The data words stored in the addressed storage cells are read out from one dual port memory block and outputted through the data output.Type: GrantFiled: July 23, 2007Date of Patent: February 23, 2010Assignee: Nokia CorporationInventor: Jarno Mikael Tuominen
-
Patent number: 7656739Abstract: In a multi-port register file of a storage unit within a processor, an improved bitcell design for storing a data bit is disclosed. The bitcell comprises a first set of read bitlines having a first load and a second set of read bitlines having a second load, in which the second load is substantially equal to the first load. The bitcell also comprises a signal driving circuit having a first node and a second node. The first node is connected to the first set of read bitlines and the second node is connected to the second set of read bitlines.Type: GrantFiled: August 27, 2007Date of Patent: February 2, 2010Assignee: VIA Technologies, Inc.Inventor: Jung Hoon Ham
-
Publication number: 20100023705Abstract: A data processing system includes a multiport memory module including a plurality of first ports and a plurality of second ports. The data processing system includes a plurality of first buses and a plurality of second buses. A plurality of hardware acceleration modules configured to communicate with respective ones of the plurality of first ports via respective ones of the plurality of first buses. The data processing system includes a processor module. A random access memory (RAM) module configured to store data. The processor module and the RAM module communicate with the multiport memory module via respective ones of the plurality of second buses. A shared bus includes a first bus portion configured to communicate with the plurality of hardware acceleration modules at a first rate. A second bus portion configured to communicate with the processor module and the RAM module at a second rate that is different than the first rate.Type: ApplicationFiled: October 6, 2009Publication date: January 28, 2010Inventor: Sehat Sutardja
-
Patent number: 7650453Abstract: A technique for improving usage efficiency of a shared resource and improving processing capacity in an information processing apparatus, without increasing the transmission rate or the bit width of a bus is disclosed. Multiple bus interfaces are connected to at least one shared resource. The multiple bus interfaces are connected to a multi-layer bus respectively. Furthermore, data buffers for holding read data and write data respectively are provided for each bus interface. An arbiter arbitrates access requests from the respective bus interfaces, and the shared resource reads and writes data in response to the access request which has been given an access right.Type: GrantFiled: September 2, 2005Date of Patent: January 19, 2010Assignee: NEC CorporationInventor: Sunao Torii
-
Publication number: 20100005220Abstract: A memory module that includes a first group of memory devices arranged in one or more ranks and a second group of memory devices arranged in one or more ranks. The memory module also includes a first and second port, wherein the first port is operable simultaneously with and independently of the second port. The memory module further includes a first memory device bus in communication with the first port and the first group of memory devices, and a second memory device bus in communication with the second port and the second group of memory devices. The memory module further includes a hub device configured to re-drive information in a cascade interconnect system. The hub device includes logic for reading data from and writing data to the ranks of memory devices via the first and second ports and the first and second memory device buses.Type: ApplicationFiled: July 1, 2008Publication date: January 7, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Karl D. Loughner, Kevin C. Gower, Charles A. Kilmer, Warren E. Maule
-
Publication number: 20100005244Abstract: A device and method for storing data and/or instructions in a computer system having at least two processing units and at least one first memory or memory area for data and/or instructions, wherein a second memory or memory area is included in the device, the device being designed as a cache memory system and equipped with at least two separate ports, and the at least two processing units accessing via these ports the same or different memory cells of the second memory or memory area, the data and/or instructions from the first memory system being stored temporarily in blocks.Type: ApplicationFiled: July 25, 2006Publication date: January 7, 2010Inventors: Reinhard Weiberle, Bernd Mueller, Eberhard Boehl, Yorck Von Collani, Rainer Gmehlich
-
Patent number: 7644433Abstract: An interactive client-server authentication system and method are based on Random Partial Pattern Recognition algorithm (RPPR). In RPPR, an ordered set of data fields is stored for a client to be authenticated in secure memory. An authentication server presents a clue to the client via a communication medium, such positions in the ordered set of a random subset of data fields from the ordered set. The client enters input data in multiple fields according to the clue, and the server accepts the input data from the client via a data communication medium. The input data corresponds to the field contents for the data fields at the identified positions of the random subset of data fields. The server then determines whether the input data matches the field contents of corresponding data fields in a random subset.Type: GrantFiled: December 23, 2002Date of Patent: January 5, 2010Assignee: Authernative, Inc.Inventor: Len L. Mizrah
-
Patent number: 7639557Abstract: Integrated circuits such as programmable logic device integrated circuits are provided that have memory arrays that may be configured for true dual port operation or simple dual port operation. The memory arrays include memory cells arranged in rows and columns and associated row address lines and data lines. Sense amplifiers and write drivers are used for reading and writing data. Precharge drivers are used to precharge the data lines prior to read operations. Configurable multiplexer circuitry in the array has read paths through which data is provided to the sense amplifiers from the memory cells. The multiplexer circuitry has write paths through which data from the write drivers is written into the memory cells. The read paths and the write paths contain no more than a single pass gate each. Each precharge driver may be connected to a respective one of the data lines with no intervening pass gates.Type: GrantFiled: March 5, 2007Date of Patent: December 29, 2009Assignee: Altera CorporationInventors: Hao-Yuan Howard Chou, Haiming Yu
-
Patent number: 7640274Abstract: A distributed storage architecture and tiered caching system are employed in a video-on-demand or streaming media application. An illustrative embodiment of a distributed storage architecture, based on block map caching and virtual file system stackable file system modules, includes a controller, a first computer and a second computer, first and second switches, and a storage device. The first computer includes a local file system and uses this to store asset files in the local file system on the first storage device. The first computer employs a process to create a block map for each asset file, the block map including information concerning boundaries where an asset file is stored on the first storage device.Type: GrantFiled: July 20, 2005Date of Patent: December 29, 2009Inventors: Jeffrey L. Tinker, Peter Lee
-
Patent number: 7636817Abstract: Methods and apparatus are provided for allowing simultaneous memory accesses. A generator tool analyzes logic to determine the number of simultaneous memory accesses to the same data structure. Memory is divided into blocks having sequential addresses based on the number of simultaneous memory access specified, e.g. base addresses at A, A+B, A+2B, A+3B. Individual slave side arbiters are assigned to each block of memory. Addresses for memory accesses associated with master components or master ports are modified to allow simultaneous access to multiple memory locations.Type: GrantFiled: April 18, 2006Date of Patent: December 22, 2009Assignee: Altera CorporationInventor: Jeffrey Orion Pritchard
-
Publication number: 20090313440Abstract: A method and apparatus are provided for sharing multipath-accessible memory between a plurality of processors, the method including connecting the plurality of processors in read/write communication to a same shared memory region; connecting the plurality of processors in read communication to a same semaphore area; selectably connecting one of the plurality of processors in write communication to the same semaphore area; exchanging shared memory access command messages between two processors for negotiating access to the same shared memory region; and storing protected variables indicative of the currently negotiated access to the same shared memory region in the same semaphore area, wherein the shared memory region has a channel relative to each processor, each channel having at least one buffer disposed for transferring a plurality of data packets in a burst mode.Type: ApplicationFiled: December 16, 2008Publication date: December 17, 2009Inventors: Young Lak Kim, Im Bum Oh, Kyoung Heon Jeong, Young Eun Park, Chul Min Jo, Sang Hyun Lee
-
Patent number: 7634621Abstract: Circuits, methods, and apparatus that provide the die area and power savings of a single-ported memory with the performance advantages of a multiported memory. One example provides register allocation methods for storing data in a multiple-bank register file. In a thin register allocation method, data for a process is stored in a single bank. In this way, different processes use different banks to avoid conflicts. In a fat register allocation method, processes store data in each bank. In this way, if one process uses a large number of registers, those registers are spread among the banks, avoiding a situation where one bank is filled and other processes are forced to share a reduced number of banks. In a hybrid register allocation method, processes store data in more than one bank, but fewer than all the banks. Each of these methods may be combined in varying ways.Type: GrantFiled: November 3, 2006Date of Patent: December 15, 2009Assignee: NVIDIA CorporationInventors: Brett W. Coon, John Erik Lindholm, Gary Tarolli, Svetoslav D. Tzvetkov, John R. Nickolls, Ming Y. Siu
-
Patent number: 7634622Abstract: A shared memory stores packets for a packet processor. The shared memory is arranged into banks that are word-interleaved. All banks may be accessed in parallel during each time-slot by different requesters. A staggered round-robin arbiter connects requesters to banks in a parallel fashion. Requestor inputs to the arbiter are staggered to allow access to different banks in a sequential order over successive time-slots. Multi-processor tribes have many processors that generate random requests to the shared memory. A slot scheduler arranges these random requests into a stream of sequential requests that are synchronized to the staggered round-robin arbiter. A packet interface requestor stores incoming packets from an external network into the shared memory. The packet's offset within pages of the shared memory is determined by the first available bank that the packet can be written to, eliminating delays in storing incoming packets and spreading storage of frequently-accessed fields.Type: GrantFiled: September 7, 2006Date of Patent: December 15, 2009Assignee: Consentry Networks, Inc.Inventors: Enrique Musoll, Mario Nemirovsky, Jeffrey Huynh
-
Multiport Memory Architecture, Devices and Systems Including the Same, and Methods of Using the Same
Publication number: 20090307437Abstract: A multiport memory architecture, systems including the same and methods for using the same. The architecture generally includes (a) a memory array; (b) a plurality of ports configured to receive and/or transmit data; and (c) a plurality of port buffers, each of which is configured to transmit the data to and/or receive the data from one or more of the ports, and all of which are configured to (i) transmit the data to the memory array on a first common bus and (ii) receive the data from the memory array on a second common bus. The systems generally include those that embody one or more of the inventive concepts disclosed herein. The methods generally relate to writing blocks of data to, reading blocks of data from, and/or transferring blocks of data across a memory.Type: ApplicationFiled: June 29, 2009Publication date: December 10, 2009Applicant: MARVELL WORLD TRADE LTD.Inventors: Winston LEE, Sehat SUTARDJA, Donald PANNELL -
Publication number: 20090296705Abstract: A switch device includes two cascade ports each connected to another switch device; at least one direct port connected to a storage medium; a hop-count determining unit that determines whether a frame input from one cascade port has already gone through a predetermined number of switch devices; an output unit that outputs the frame from another cascade port when it is determined that the frame has not gone through the predetermined number of switch devices; and a port determining unit that determines a direct port for outputting the frame when it is determined that the frame has already gone through the predetermined number of switch devices.Type: ApplicationFiled: April 1, 2009Publication date: December 3, 2009Applicant: FUJITSU LIMITEDInventor: Katsuya Niigata
-
Publication number: 20090300271Abstract: A non-volatile memory storage system including a transmission interface, a memory module, and a controller is provided. The memory module includes first and second non-volatile memory chips. The first and the second non-volatile memory chips can be simultaneously enabled by receiving a chip enable signal from the controller via a chip enable pin. When the controller performs a multichannel access, the controller provides an access instruction to the first and second non-volatile memory chip, after enabling the first non-volatile memory chip and the second non-volatile memory chip with the chip enable signal. When the controller performs a single channel access, the controller provides the access signal to one of the first and second non-volatile memory chips, and provides a non-access instruction to the other one, after enabling the first non-volatile memory chip and the second non-volatile memory chip with the chip enable signal.Type: ApplicationFiled: August 25, 2008Publication date: December 3, 2009Applicant: PHISON ELECTRONICS CORP.Inventors: Jiunn-Yeong Yang, Chien-Hua Chu, Kuo-Yi Cheng, Li-Chun Liang, Chih-Kang Yeh
-
Publication number: 20090290436Abstract: A semiconductor memory device includes a read bus line for transferring read data; a write bus line for transferring write data; and a temporary data storage unit connected between the read bus line and the write bus line and controlled by a test mode signal enabled during a test mode.Type: ApplicationFiled: May 28, 2009Publication date: November 26, 2009Inventors: Hwang Hur, Chang-Ho Do
-
Patent number: 7620784Abstract: Described is a high speed nonvolatile memory device and technology that includes a controller coupled via interfaces to sets of nonvolatile storage, such as separate flash memory chips or separate regions of a single chip. The controller includes logic that processes write requests of arbitrary size, by interleaving writes among the interfaces, including by parallel writing among the interfaces. For example, the data may be received via direct memory access (DMA) transfers. The controller maintains information to allow the interleaved data to be reassembled into its correct relative locations when read back, such as by DMA. The high speed nonvolatile memory device thus provides a hardware device and software solution that allows a personal computer to rapidly boot or resume from a reduced power state such as hibernation. The high speed nonvolatile memory device also may be used for other data storage purposes, such as caching and file storage.Type: GrantFiled: June 9, 2006Date of Patent: November 17, 2009Assignee: Microsoft CorporationInventor: Ruston Panabaker
-
Patent number: 7620780Abstract: Dynamic cache architecture for a multi-processor array. The system includes a plurality of processors, with at least one of the processors configured as a parent processor, and at least one of the processors configured as a child processor. A data cache is coupled to the parent processor, and a dual port memory is respectively associated with each child processor part and parcel of a unified memory architecture. The parent processor may then dynamically distribute sub-cache components to dual-port memories based upon a scatter-gather work unit decomposition pattern. A parent cache controller reads, in response to a memory request from a child processor and an address translation pattern from the parent processor, a set of data from non-contiguous addresses of the data cache according to the address translation pattern, and writes the set of data to contiguous addresses of the dual port memory associated with the requesting child processor.Type: GrantFiled: January 23, 2007Date of Patent: November 17, 2009Assignee: XILINX, Inc.Inventor: James B. Anderson
-
Patent number: 7617367Abstract: A memory system including a first memory subsystem having a buffer device with a first port and a second port, one or more memory devices coupled to the buffer device via the second port, and a first two-on-one link for coupling to a memory controller for providing communication between the buffer device and the memory controller. The first two-on-one link is coupled to the first port of the buffer device. The first memory subsystem is configured to transfer data between at least one memory device of the one or more memory devices and the memory controller via the buffer device. The first two-on-one link includes up to two transceivers connected to a single link, with at least one of the up to two transceivers consisting of any one of two or more transmitters for transmitting signals or two or more receivers for receiving signals.Type: GrantFiled: June 27, 2006Date of Patent: November 10, 2009Assignee: International Business Machines CorporationInventors: John E. Campbell, Kevin C. Gower
-
Publication number: 20090276584Abstract: A memory controller to provide memory access services in an adaptive computing engine is provided. The controller comprises: a network interface configured to receive a memory request from a programmable network; and a memory interface configured to access a memory to fulfill the memory request from the programmable network, wherein the memory interface receives and provides data for the memory request to the network interface, the network interface configured to send data to and receive data from the programmable network.Type: ApplicationFiled: May 7, 2009Publication date: November 5, 2009Applicants: QST Holdings, LLC, QuickSilver Technology, Inc.Inventors: Frederick Curtis Furtek, Paul L. Master
-
Publication number: 20090276583Abstract: A memory controller to provide memory access services in an adaptive computing engine is provided. The controller comprises: a network interface configured to receive a memory request from a programmable network; and a memory interface configured to access a memory to fulfill the memory request from the programmable network, wherein the memory interface receives and provides data for the memory request to the network interface, the network interface configured to send data to and receive data from the programmable network.Type: ApplicationFiled: May 7, 2009Publication date: November 5, 2009Applicants: QST Holdings, LLC, QuickSilver Technology, Inc.Inventors: Frederick Curtis Furtek, Paul L. Master