Patents Represented by Attorney, Agent or Law Firm Howard J. Walter, Jr.
-
Patent number: 5157635Abstract: A semiconductor packaging subassembly is described in which a plurality of modules or chips, repsonsive to a plurality of common input signals, are provided with input signal redriver circuits. Each redriver circuit is responsive to an input and provides an output signal to each the of chips in the subassembly. The preferred embodiment is directed to a multi-module memory arrangement in which input signals including CAS, RAS, W and address signals are received and redriven.Type: GrantFiled: July 9, 1991Date of Patent: October 20, 1992Assignee: International Business Machines CorporationInventors: Wayne F. Ellis, Erich Klink, Knut Najmann
-
Patent number: 5031151Abstract: A semiconductor memory device is described in which wordline redundancy is implemented without impacting the access time. A redundant decoder circuit generates a wordline drive inhibit signal which inhibits the generation of a normal wordline signal. Deselection also deselects the normally accessed reference cells, requiring that the redundant cells provide their own reference signal. This last requirement is accomplished by utilization of twin cells for the redundant memory. Placing the redundant memory cells on the sense node side of the bit line isolators enables the effective doubling of the number of redundant cells available to each of a plurality of sub-arrays of normal memory.Type: GrantFiled: October 22, 1990Date of Patent: July 9, 1991Assignee: International Business Machines CorporationInventors: John A. Fifield, Howard L. Kalter, Christopher P. Miller, Steven W. Thomashot
-
Patent number: 5022006Abstract: A semiconductor memory device is described in which wordline redundancy is implemented without impacting the access time. A redundant decoder circuit generates a wordline drive inhibit signal which inhibits the generation of a normal wordline signal. Deselection also deselects the normally accessed reference cells, requiring that the redundant cells provide their own reference signal. This last requirement is accomplished by utilization of twin cells for the redundant memory. Placing the redundant memory cells on the sense node side of the bit line isolators enables the effective doubling of the number of redundant cells available each of a plurality of sub-arrays of normal memory.Type: GrantFiled: April 1, 1988Date of Patent: June 4, 1991Assignee: International Business Machines CorporationInventors: John A. Fifield, Steven W. Tomashot
-
Patent number: 5010524Abstract: This invention relates to semiconductor memories and includes a sense amplifier architecture in which sensed data bit or column lines are electrically isolated and shielded from their immediately adjacent active neighbors by utilization of non-selected bit lines as an AC ground bus. In its simplest embodiment, shielded bit line (SBL) architecture includes two pairs of opposed bit lines associated with a common sense amplifier. One of each of the bit line pairs is multiplexed into the sense amplifier and the other unselected bit line pair is clamped to AC ground to shield the selected bit line pair from all dynamic line-to-line coupling.Type: GrantFiled: April 20, 1989Date of Patent: April 23, 1991Assignee: International Business Machines CorporationInventors: John A. Fifield, Howard L. Kalter
-
Patent number: 4506436Abstract: A method for reducing the susceptibility of integrated circuit dynamic memory devices to environmentally produced radiation, such as alpha particles, in which a buried layer, having a majority carrier concentration substantially equal to or greater than the concentration of free carriers generated by the radiation and being between one and four orders of magnitude greater concentration than that of the semiconductor substrate, is ion implanted within a few microns of the substrate surface after at least one major high temperature processing step in the manufacturing process has been completed.Type: GrantFiled: December 21, 1981Date of Patent: March 26, 1985Assignee: International Business Machines CorporationInventors: Paul E. Bakeman, Jr., Robert M. Quinn
-
Patent number: 4506341Abstract: A programmable PLA circuit in which an interlaced AND/OR array is provided which has both common input and common output lines. Separate AND and OR functions are generated during two different timing intervals such that both of the logical arrays can physically share input and output circuit elements. A binary adder is described in which pairs of array output lines are applied to the same Exclusive-NOR circuits during the two time intervals to provide the Exclusive-NOR of product terms during the AND array time interval and to provide the Exclusive-NOR of sum of product terms or the sum of the Exclusive-NOR of product terms during the second time interval.Type: GrantFiled: June 10, 1982Date of Patent: March 19, 1985Assignee: International Business Machines CorporationInventors: Howard L. Kalter, Francis W. Wiedman
-
Patent number: 4456841Abstract: A level sensitive switching circuit particularly useful as a data detecting sense amplifier for a Read-Only Memory integrated circuit. The switching circuit includes a pair of IGFET inverter circuits coupled between a drain supply voltage and a common voltage node. The signal to be sensed is applied to the input of the first inverter, the output of which is the circuit output. Two feedback loops are established between the output of the first inverter and the source electrode of an IGFET input device in the first inverter. The first feedback loop includes a source follower responsive to the output of the first inverter and the second feedback loop includes the second inverter having its output coupled to the gate of one of two series-connected devices between the common voltage node and the source supply voltage. The other series-connected device is responsive to an amplifier set clock pulse to selectively enable the circuit.Type: GrantFiled: February 5, 1982Date of Patent: June 26, 1984Assignee: International Business Machines CorporationInventors: Chung H. Lam, Charles W. Peterson, Jr.
-
Patent number: 4433252Abstract: A signal generating circuit for an integrated circuit device responsive to first and second externally applied input signals occurring at a predetermined time interval in which the performance of a first input signal responsive circuit is made to vary inversely with respect to the performance of other internal signal generating circuits such that internally generated signals will occur at a predetermined time with respect to the external input signals regardless of the influence of variable parameters. Power dissipation of the first input signal responsive circuit also varies inversely with respect to that of other circuits present on the integrated circuit device so that total power dissipation is minimized.Type: GrantFiled: January 18, 1982Date of Patent: February 21, 1984Assignee: International Business Machines CorporationInventor: Scott C. Lewis
-
Patent number: 4423547Abstract: A method for providing high density multiple level metallurgy for integrated circuit devices in which a relatively thin layer of plasma produced silicon nitride is deposited over a first level of interconnection metallurgy formed on a layer of silicon oxide. Overlap via holes are etched in the nitride layer followed by deposition of a thicker layer of polyimide forming polymer. A second set of via holes larger than the first are provided in the polymer layer and a second layer of interconnection metallurgy is then deposited by a lift-off deposition technique.Type: GrantFiled: June 1, 1981Date of Patent: January 3, 1984Assignee: International Business Machines CorporationInventors: Paul A. Farrar, Robert M. Geffken, Charles T. Kroll
-
Patent number: 4389257Abstract: A method of providing self-passivating interconnection electrodes for semiconductor devices which provides low resistivity composite polysiliconsilicide electrodes. In the method the formation of oxidation induced voids in polysilicon underlying the silicide is eliminated by deposition of polysilicon and stoichiometric proportions of silicon and a silicide-forming metal. These steps are followed by deposition of a silicon layer having a thickness determined to provide between 30 and 100 percent of the silicon required to form a silicon dioxide passivation layer. Subsequent thermal oxidation of the layered electrode structure provides a self-passivated structure useful for fabrication of silicon gate MOSFET devices as well as other integrated circuit structures.Type: GrantFiled: July 30, 1981Date of Patent: June 21, 1983Assignee: International Business Machines CorporationInventors: Henry J. Geipel, Jr., Ning Hsieh, Charles W. Koburger, III, Larry A. Nesbit
-
Patent number: 4387433Abstract: An electron beam exposure system for forming integrated circuit patterns in which pattern data provided by either a control processor or a mass storage device is transferred through a pattern buffer interface which contains a large buffer memory, the reading and writing of which is automatically controlled by read and write logic contained within the interface. Data is transferred to the interface over busses having a data width less than the data width capable of being stored at an addressable location in the buffer memory. Automatic assembly of larger units of data is controlled by logic within the interface which requires only initialization by the control processor. Automatic address sequencing for subsequent data transfers is carried out under control of self-incrementing storage address registers and self-decrementing word count registers.Type: GrantFiled: December 24, 1980Date of Patent: June 7, 1983Assignee: International Business Machines CorporationInventors: Pasquale A. Cardenia, Thomas V. Landon, Alfred W. Muir
-
Patent number: 4369072Abstract: A method of providing less than one micron p-n junction regions for IGFET devices in which a high concentration of arsenic is implanted so that its peak lies near the surface of a semiconductor substrate. Phosphorus is also implanted with an energy to provide a maximum concentration below that of the arsenic and of a magnitude at least one order of magnitude less than that of arsenic. An oxidation/anneal step thermally diffuses the implanted ions to form a junction less than one micron in thickness.Type: GrantFiled: January 22, 1981Date of Patent: January 18, 1983Assignee: International Business Machines Corp.Inventors: Paul E. Bakeman, Jr., Andres G. Fortino, Henry J. Geipel, Jr., Jeffrey P. Kasold, Robert M. Quinn
-
Patent number: 4364074Abstract: High density VMOSFET devices, particularly single transistor memory cells, are provided by use of a series of simplified self-aligning process steps. Gate electrodes, source/drain regions and source/drain contacts are provided with the aid of an initial mask-less photoresist removal process in which a relatively thick layer of self-leveling photoresist is uniformly removed in order to define portions of a gate electrode within the recess of a V-groove. The gate electrode subsequently acts as a self-aligned mask to define implanted source/drain regions also within the V-groove and to enable second level interconnecting metallurgy contacts to be formed along the sidewalls of the V-groove.Type: GrantFiled: June 12, 1980Date of Patent: December 14, 1982Assignee: International Business Machines CorporationInventors: Richard R. Garnache, Donald M. Kenney, Nandor G. Thoma
-
Patent number: 4342928Abstract: A known FET driver circuit which is to be controlled at the gate by means of relatively low TTL signals, is improved in such a manner that the source potential of the input transistors is shifted oppositely to the input signal. This leads to an increase in the effective potential difference in the signal level applied to the input transistors and thus to an improved switching speed.Type: GrantFiled: July 7, 1980Date of Patent: August 3, 1982Assignee: International Business Machines CorporationInventors: Jorg Gschwendtner, Wolfdieter Lohlein
-
Patent number: 4329773Abstract: A method for forming shallow low leakage ion implanted source/drain regions in an integrated circuit environment including semirecessed oxide isolation regions in which high parasitic device threshold voltages are provided by an oxidizing/annealing post implant process. Arsenic ions are implanted into a recessed oxide isolated substrate followed by a wet oxidation process and a non-oxidizing annealing process for a period of time to provide a passivating dielectric over low leakage source/drain regions of less than one micron junction depth and to provide adequate high temperature annealing to reduce the charge effects in the oxide isolation regions caused by the implanted arsenic ions.Type: GrantFiled: December 10, 1980Date of Patent: May 18, 1982Assignee: International Business Machines Corp.Inventors: Henry J. Geipel, Jr., Richard B. Shasteen
-
Patent number: 4295924Abstract: A method for providing self-aligned conductors in vertically integrated semiconductor devices which includes providing recesses in the surface of a semiconductor substrate for the fabrication of V-groove devices, providing a conductive layer over the surface and then applying a layer of masking material over the conductive layer to form a planar upper surface, selectively etching the masking material until it remains only in the recesses and then selectively etching the exposed portion of the conductive layer.Type: GrantFiled: December 17, 1979Date of Patent: October 20, 1981Assignee: International Business Machines CorporationInventors: Richard R. Garnache, Donald M. Kenney
-
Patent number: 4276487Abstract: A field effect transistor driver circuit responsive to a single input pusle generates a highly loadable output clock pulse with short rise and fall times, the rising edge being shifted relative to said input pulse by a controllable delay time but the trailing edge remaining practically undelayed. This advantageous pulse form is achieved through an improved controlling of a bootstrap output stage. Two preceding stages, i.e., a transmission gate and a delay stage supply two out-of-phase control pulses with high amplitudes and steep edges. Of essential importance is the novel delay stage which is designed as push-pull stage with a load FET and a driver FET. The gate of the load FET is controlled by the output pulse of the bootstrap stage 2 fed back via a third FET and by a capacitively coupled-in input pulse at the drain, whereas the gate of driver FET is controlled from the bootstrapped output of the transmission gate. The connecting point of load and driver FET represents the output of the delay stage.Type: GrantFiled: April 4, 1979Date of Patent: June 30, 1981Assignee: International Business Machines CorporationInventors: Luis M. Arzubi, Rainer Clemen, Jorg Gschwendtner
-
Patent number: 4238841Abstract: To the known sense latch already existing in a bit line pair in an FET memory, and to the two bit switches in each bit line another latch is arranged in series which furthermore is coupled to the common data input and output via a write driver on the one side and a read driver on the other. Both latches are of an identical structure and controlled by the same pulses in the read as well as in the write phase. The data path via the write driver and the read driver up to, or from, the additional latch is respectively designed as unidirectional double rail line, and selectively connectable via the bit switches with the bidirectional double rail line to the respective bit line pair.Type: GrantFiled: December 14, 1979Date of Patent: December 9, 1980Assignee: International Business Machines CorporationInventors: Rainer Clemen, Joerg Gschwendtner, Werner Haug
-
Patent number: 4234887Abstract: A charge-coupled device shift register is formed in V-grooves provided by anisotropically etching in a substrate. insulated conductive electrodes are provided perpendicular to the V-grooves to form a plurality of parallel shift registers which transfer charges along the length of the V-grooves.Type: GrantFiled: May 24, 1979Date of Patent: November 18, 1980Assignee: International Business Machines CorporationInventor: Wilbur B. Vanderslice, Jr.
-
Patent number: 4222816Abstract: A method for reducing parasitic capacitance in semiconductor devices, particularly for the removal of raised portions of conductive layers overlying and capable of being capacitively coupled to other conductors in semiconductor memory integrated circuits. The method provides for the application of a masking or photoresist layer over the surface of a substrate containing portions of a conductor to be removed such that the masking layer completely covers the conductor. Next a uniform thickness of the masking layer is removed to expose only the raised portions of the conductor which are subsequently selectively etched through the remainder of the masking layer. Application of the method to a manufacturing process for a dynamic MOSFET memory array is also described in which bit sense line capacitance is substantially reduced.Type: GrantFiled: December 26, 1978Date of Patent: September 16, 1980Assignee: International Business Machines CorporationInventors: Wendell P. Noble, Jr., Richard A. Unis