Patents Represented by Attorney Nicholas J. Pauley
-
Patent number: 7579197Abstract: In a particular illustrative embodiment, a method of forming a magnetic tunnel junction (MTJ) device is disclosed that includes forming a trench in a substrate. The method further includes depositing a magnetic tunnel junction (MTJ) structure within the trench. The MTJ structure includes a bottom electrode, a fixed layer, a tunnel barrier layer, a free layer, and a top electrode. The method also includes planarizing the MTJ structure. In a particular example, the MTJ structure is planarized using a Chemical Mechanical Planarization (CMP) process.Type: GrantFiled: March 4, 2008Date of Patent: August 25, 2009Assignee: QUALCOMM IncorporatedInventor: Xia Li
-
Patent number: 7581087Abstract: Techniques for debugging a multicore system with synchronous stop and resume capabilities are described. In one design, an apparatus (e.g., an ASIC) includes first and second processing cores. During debugging, the first or second processing core receives a software command to stop operation and generates a first hardware signal indicating the stop. The other processing core receives the first hardware signal and stops operation. Both processing cores stop at approximately the same time based on the first hardware signal. Thereafter, the first or second processing core receives another software command to resume operation and generates a second hardware signal indicating resumption of operation. The other processing core receives the second hardware signal and resumes operation. Both processing cores resume at approximately the same time based on the second hardware signal. The first and second hardware signals may come from the same or different processing cores.Type: GrantFiled: February 22, 2006Date of Patent: August 25, 2009Assignee: QUALCOMM IncorporatedInventor: Johnny Kallacheril John
-
Patent number: 7567096Abstract: In particular illustrative embodiments, circuit devices and methods of controlling a voltage swing are disclosed. The method includes receiving a signal at an input of a digital circuit device including a capacitive node. The method also includes selectively activating a voltage level adjustment element to regulate an electrical discharge path from the capacitive node to an electrical ground to prevent complete discharge of the capacitive node. In a particular illustrative embodiment, the received signal may be a clock signal.Type: GrantFiled: August 23, 2007Date of Patent: July 28, 2009Assignee: QUALCOMM IncorporatedInventors: Baker Mohammad, Martin Saint-Laurent, Paul Bassett
-
Patent number: 7568070Abstract: A fixed number of variable-length instructions are stored in each line of an instruction cache. The variable-length instructions are aligned along predetermined boundaries. Since the length of each instruction in the line, and hence the span of memory the instructions occupy, is not known, the address of the next following instruction is calculated and stored with the cache line. Ascertaining the instruction boundaries, aligning the instructions, and calculating the next fetch address are performed in a predecoder prior to placing the instructions in the cache.Type: GrantFiled: July 29, 2005Date of Patent: July 28, 2009Assignee: QUALCOMM IncorporatedInventors: Jeffrey Todd Bridges, James Norris Dieffenderfer, Rodney Wayne Smith, Thomas Andrew Sartorius
-
Patent number: 7564266Abstract: A number of logic state catching circuits are described which use a logic circuit with a first input, a second input, and an output. The logic circuit is configured to respond to a change in state of a data value coupled to the first input causing a representative value of the data value to be generated on the output. The second input receives a latched version of the data value to hold the representative value on the output after the data value has returned to its original state. A latching element is configured to respond to the change in state of the data value by latching the data value and to couple the latched version of the data value to the second input. A reset element is configured to respond to a change in state of a clock input by resetting the latching element.Type: GrantFiled: June 25, 2007Date of Patent: July 21, 2009Assignee: QUALCOMM IncorporatedInventors: Shaoping Ge, Chiaming Chai, Jeffrey Herbert Fischer
-
Patent number: 7561645Abstract: A plural-mode receiver 10 is able to receive signals from a first communication system (e.g. WCDMA) or signals from a second, different communication system e.g. GSM). The receiver 10 comprises a first receiver chain 13, 15,17,19 for receiving signals of the first communication system and a second receiver chain 12, 14, 16, 18 for receiving signals of the second communication system. A reference oscillator 24 is arranged to generate a reference signal for the first receiver chain and the second receiver chain. The receiver also comprises a controller 22 for controlling the reference oscillator 24 so that the oscillator 24 oscillates at frequencies related to signals of the first communication system or signals of the second communication system.Type: GrantFiled: September 24, 2003Date of Patent: July 14, 2009Assignee: Qualcomm IncorporatedInventors: Julie Stuart, legal representative, Alan Andrew Smith
-
Patent number: 7522016Abstract: A tunable SAW resonator circuit is disclosed. The tunable SAW resonator circuit includes a SAW resonator having a Q, a resistor coupled to the SAW resonator to reduce the Q, and a tuning component coupled to the SAW resonator to tune the SAW resonator. A method to tune the SAW resonator is also disclosed. The SAW resonator may be tuned by applying a control signal to the tuning component.Type: GrantFiled: September 14, 2005Date of Patent: April 21, 2009Assignee: QUALCOMM, IncorporatedInventors: Stanley Slavko Toncich, Aracely Williams, Raymond C. Wallace, Soon-Seng Lau, Steven C. Ciccarelli
-
Patent number: 7523295Abstract: An interleaved multithreading pipeline operating method comprises reading an instruction packet containing at least two instructions, steering a first instruction of the instruction packet to a first execution unit for execution and generating a first result, steering a second instruction of the instruction packet to a second execution unit for execution using the first result and generating a second result, and storing the second result.Type: GrantFiled: March 21, 2005Date of Patent: April 21, 2009Assignee: QUALCOMM IncorporatedInventors: Lucian Codrescu, Erich Plondke, Muhammad Ahmed, Sujat Jamil, William C. Anderson
-
Patent number: 7505342Abstract: In a particular embodiment, a method is disclosed that includes receiving a first sense output and a second sense output of a sense amplifier at a first tri-state device coupled to a first bus, receiving the first sense output and the second sense output of the sense amplifier at a second tri-state device coupled to a second bus, and selectively activating one of the first tri-state device and the second tri-state device to drive the first bus or the second bus in response to a bus selection input.Type: GrantFiled: October 30, 2006Date of Patent: March 17, 2009Assignee: QUALCOMM IncorporatedInventors: Jentsung Lin, Ajay Anant Ingle
-
Patent number: 7502911Abstract: A digital signal processor uses a variable length instruction set. The variable length instructions may be stored in adjacent locations within memory space. The beginning and ending of instructions may, but are not required to, occur across memory word boundaries. Preferably, the variable length instructions contain variable numbers of instruction fragments. Each instruction fragment causes a particular operation (or operations) to be performed, thereby allowing multiple operations to be performed during each clock cycle. This reduces the total number of clock cycles necessary to perform a task.Type: GrantFiled: September 25, 2006Date of Patent: March 10, 2009Assignee: QUALCOMM IncorporatedInventors: Gilbert C. Sih, Qiuzhen Zou, Jian Lin
-
Patent number: 7500045Abstract: The disclosure is directed to a weakly-ordered processing system and method for enforcing strongly-ordered memory access requests in a weakly-ordered processing system. The processing system includes a plurality of memory devices and a plurality of processors. A bus interconnect is configured to interface the processors to the memory devices. The bus interconnect is further configured to enforce an ordering constraint for a strongly-ordered memory access request from an originating processor to a target memory device by sending a memory barrier to each of the other memory devices accessible by the originating processor, except for those memory devices that the bus interconnect can confirm have no unexecuted memory access requests from the originating processor.Type: GrantFiled: October 20, 2005Date of Patent: March 3, 2009Assignee: QUALCOMM IncorporatedInventors: Richard Gerard Hofmann, James Norris Dieffenderfer, Thomas Sartorius, Thomas Philip Speier, Jaya Prakash Subramaniam Ganasan
-
Patent number: 7499347Abstract: A memory has a novel self-timing circuit that generates internal memory control signals. Control signals may include an address latch enable signal, a decoder enable signal, and a sense amplifier enable signal. The circuit has a timing loop whose timing mimics the timing of an access of the real memory. The timing loop includes dummy bit cells of identical construction to bit cells in the real array being accessed, a programmable delay circuit, and a programmable accelerator circuit. The dummy bit cells cause the timing of the control signals to track speed changes in the memory array being accessed. The programmable delay and accelerator circuits are usable to slow or speed the timing loop. The programmable delay and accelerator circuits are usable to achieve a desired yield to memory access speed tradeoff. Flexibility of the timing loop allows a memory to be designed before memory access timing characteristics are fixed.Type: GrantFiled: December 21, 2006Date of Patent: March 3, 2009Assignee: QUALCOMM IncorporatedInventors: Zhiqin Chen, Chang Ho Jung
-
Patent number: 7478228Abstract: An apparatus for emulating the branch prediction behavior of an explicit subroutine call is disclosed. The apparatus includes a first input which is configured to receive an instruction address and a second input. The second input is configured to receive predecode information which describes the instruction address as being related to an implicit subroutine call to a subroutine. In response to the predecode information, the apparatus also includes an adder configured to add a constant to the instruction address defining a return address, causing the return address to be stored to an explicit subroutine resource, thus, facilitating subsequent branch prediction of a return call instruction.Type: GrantFiled: August 31, 2006Date of Patent: January 13, 2009Assignee: QUALCOMM IncorporatedInventors: Brian Michael Stempel, James Norris Dieffenderfer, Thomas Andrew Sartorius, Rodney Wayne Smith
-
Patent number: 7471110Abstract: A transceiver interface for data transfer between two integrated circuits (ICs or “chips”) utilizes a current mode technique rather than conventional voltage mode differential signaling techniques. A current pulse is injected into one of two transmission wires based on a signal value to be transmitted (e.g., logic “0” or “1”) by a driver on a transmitting chip. The current pulse is received as a differential current signal at a receive block in a receiving chip. The differential signal is converted to a low swing differential voltage signal by current comparators. The differential voltage signal may be detected by an op-amp receiver which outputs the appropriate signal value.Type: GrantFiled: March 23, 2006Date of Patent: December 30, 2008Assignee: QUALCOMM IncorporatedInventors: Abhay Dixit, Mehdi Hamidi Sani, Vivek Mohan
-
Patent number: 7466620Abstract: A method of reducing power consumption of a memory is provided. A request is received to access a memory device, including a decoder, a plurality of wordline drivers and a plurality of wordlines. Each wordline is associated with a wordline driver of the plurality of wordline drivers. The request is decoded by a decoder to determine an address associated with the request. A wordline driver of the plurality of wordline drivers is selectively powered to access the address of the memory device, where the wordline driver is associated with a particular wordline of the plurality of wordlines that is related to the address bits, without powering other wordlines of the plurality of wordlines.Type: GrantFiled: April 11, 2006Date of Patent: December 16, 2008Inventors: Baker Mohammad, Paul Bassett
-
Patent number: 7461313Abstract: Apparatus and method for testing a CDMA integrated circuit including a demodulator for correlating input data with one of a set of codes and a test data pattern generator for spreading input test data with one of the set of codes to form a spread test data and providing the spread test data to the demodulator. The set of codes may be combined with the input test data to generate a set of spread test data which are then fed to the various components of the CDMA chip for testing the various components. In one embodiment, each one of the set of codes comprises a scrambling code and a spreading code.Type: GrantFiled: December 30, 2003Date of Patent: December 2, 2008Assignee: QUALCOMM IncorporatedInventor: Tao Li
-
Patent number: 7454538Abstract: Data from a source domain operating at a first data rate is transferred to a FIFO in another domain operating at a different data rate. The FIFO buffers data before transfer to a sink for further processing or storage. A source side counter tracks space available in the FIFO. In disclosed examples, the initial counter value corresponds to FIFO depth. The counter decrements in response to a data ready signal from the source domain, without delay. The counter increments in response to signaling from the sink domain of a read of data off the FIFO. Hence, incrementing is subject to the signaling latency between domains. The source may send one more beat of data when the counter indicates the FIFO is full. The last beat of data is continuously sent from the source until it is indicated that a FIFO position became available; effectively providing one more FIFO position.Type: GrantFiled: May 11, 2005Date of Patent: November 18, 2008Assignee: QUALCOMM IncorporatedInventors: Kenneth Alan Dockser, Victor Roberts Augsburg, James Norris Dieffenderfer, Jeffrey Todd Bridges, Robert Douglas Clancy, Thomas Andrew Sartorius
-
Patent number: 7450963Abstract: A mobile computing device with multiple modes, for example, wireless communication and personal computing, has an application processor and a communication processor. In the computing mode, the application processor is the master processor. In the communication mode, the application processor is deenergized to conserve battery power, with the communication processor functioning as the master processor by accessing the device's peripheral bus using the memory interface of the communication processor.Type: GrantFiled: August 27, 2002Date of Patent: November 11, 2008Assignee: QUALCOMM IncorporatedInventors: Ranganathan Krishnan, Albert S. Ludwin, William R. Gardner
-
Patent number: 7444501Abstract: An apparatus for recognizing a subroutine call is disclosed. The apparatus includes a circuit comprising a first input for receiving contents of a register, a second input for receiving a non-sequential change in program flow, and a third input for receiving the next sequential address after the non-sequential change in program flow. The circuit is configured to compare the next sequential address and the contents of the register to determine whether the non-sequential change in program flow is a subroutine call.Type: GrantFiled: November 28, 2006Date of Patent: October 28, 2008Assignee: QUALCOMM IncorporatedInventor: Michael William Morrow
-
Patent number: 7426626Abstract: A processor includes a hierarchical Translation Lookaside Buffer (TLB) comprising a Level-1 TLB and a small, high-speed Level-0 TLB. Entries in the L0 TLB replicate entries in the L1 TLB. The processor first accesses the L0 TLB in an address translation, and access the L1 TLB if a virtual address misses in the L0 TLB. When the virtual address hits in the L1 TLB, the virtual address, physical address, and page attributes are written to the L0 TLB, replacing an existing entry if the L0 TLB is full. The entry may be locked against replacement in the L0 TLB in response to an L0 Lock (L0L) indicator in the L1 TLB entry. Similarly, in a hardware-managed L1 TLB, entries may be locked against replacement in response to an L1 Lock (L1L) indicator in the corresponding page table entry.Type: GrantFiled: August 23, 2005Date of Patent: September 16, 2008Assignee: QUALCOMM IncorporatedInventors: Victor Roberts Augsburg, James Norris Dieffenderfer, Jeffrey Todd Bridges, Thomas Andrew Sartorius