Patents Represented by Attorney Robert D. Marshall, Jr.
-
Patent number: 7613951Abstract: The trace logic are separate from the clocks that operate the system logic. This allows the chip to be placed in a special mode where the functional logic is issued one clock. One frame of trace data is generated for each functional clock issued. A valid signal may be implemented changing state when new information is generated. The trace logic, whose clock is free running, detects the change in state in the valid signal. It then processes the trace information presented to it, exporting this information to a trace recorder. When transmission of this information has created sufficient space to accept a new frame of trace information, the empty signal is generated. This causes the clock generation logic to issue another clock to the system logic.Type: GrantFiled: May 15, 2006Date of Patent: November 3, 2009Assignee: Texas Instruments IncorporatedInventor: Gary L. Swoboda
-
Patent number: 7610518Abstract: An program counter address comparator includes two comparators comparing an input program counter address with respective reference addresses. The comparators produce a match indication on selectable criteria, such as greater than, less than, equal to, not equal to, less than or equal to, and greater than or equal to, and can be selectively chained. Input multiplexers permit selection of either the program counter address bus or a secondary address bus. The reference addresses and control functions are enabled via central processing unit accessible memory mapped registers.Type: GrantFiled: August 28, 2006Date of Patent: October 27, 2009Assignee: Texas Instruments IncorporatedInventors: Jose L. Flores, Lewis Nardini, Maria B. H. Gill
-
Patent number: 7606696Abstract: This invention provides trace address compression by comparing respective bytes of a current trace address with a stored comparison address. Only the least significant bytes of the current trace address that do not match the comparison address or are less significant than any section of the current trace address that does not match the comparison address are transmitted. This sometimes reduces the amount of data that needs to be transmitted. The comparison address is specified by a central processing unit via a memory mapped register write operation.Type: GrantFiled: December 5, 2006Date of Patent: October 20, 2009Assignee: Texas Instruments IncorporatedInventors: Lewis Nardini, Manisha Agarwala, John M. Johnsen
-
Patent number: 7606991Abstract: This invention improves cache operation by dynamically extending one state of a clock signal supplied to a cache on operation cycles when a cache fill operation will occur. The dynamic extension of the clock signal includes delaying the clock signal, forming a waveform toggling between states upon each predetermined state transition of the delayed clock signal, selecting the clock signal when this waveform has a first stage, and selecting the delayed clock signal when this waveform has a second state. Dynamic extension is prevented during a test mode. An apparatus of this invention uses a flip-flop and a multiplexer to produce the dynamically delayed clock.Type: GrantFiled: April 2, 2007Date of Patent: October 20, 2009Assignee: Texas Instruments IncorporatedInventors: Ajit Deepak Gupte, Aakash Agrawal, Abhay Golecha
-
Patent number: 7607047Abstract: A method and system of identifying overlays. At least some of the illustrative embodiments are methods comprising executing a traced program on a target system (the traced program comprising a plurality of overlay programs), obtaining values indicative of which of the plurality of overlays of the traced program has executed on the target system, and displaying on a display device an indication of a proportion of an execution time on the processor of the target system dedicated to each of the plurality of overlay programs.Type: GrantFiled: May 15, 2006Date of Patent: October 20, 2009Assignee: Texas Instruments IncorporatedInventors: Gary L. Swoboda, Oliver P. Sohm, Brian Cruickshank, Manisha Agarwala
-
Patent number: 7603487Abstract: A data transfer apparatus with hub and ports includes design configurable hub interface units (HIU) between the ports and corresponding external application units. The configurable HIU provides a single generic superset HIU that can be configured for specific more specialized applications during implementation as part of design synthesis. Configuration allows the super-set configurable HIU to be crafted into any one of several possible special purpose HIUs. This configuration is performed during the design phase and is not applied in field applications. Optimization aimed at eliminating functional blocks not needed in a specific design and simplifying and modifying other functional blocks allows for the efficient configuring of these other types of HIUs. Configuration of HIUs for specific needs can result in significant savings in silicon area and in power consumption.Type: GrantFiled: May 13, 2005Date of Patent: October 13, 2009Assignee: Texas Instruments IncorporatedInventors: Shoban Srikrishna Jagathesan, Sanjive Agarwala, Raguram Damodaran
-
Patent number: 7603589Abstract: A profiling system. At least some of the illustrative embodiments are integrated circuit devices comprising a processing circuit configured to execute a target program (the processing circuit having a plurality of registers), a trace system operatively coupled to the processing circuit (the trace system configured to collect trace data comprising the values of the plurality of registers, and the trace system configured to send the trace data for use by a debug program), a first memory operatively coupled to the processing circuit (the first memory comprising instructions to be executed by the processing circuit), and a memory location operatively coupled to the trace system (the memory location writable by the target program). The trace system is configured to send a value stored in the memory location to the host computer only when the value is newly written.Type: GrantFiled: May 15, 2006Date of Patent: October 13, 2009Assignee: Texas Instruments IncorporatedInventor: Gary L. Swoboda
-
Patent number: 7603521Abstract: An information carrier medium containing software that, when executed by a processor, causes the processor to receive information from circuit logic that is adapted to collect the information from caches having a common cache level. The software also causes the processor to prioritize the caches having the common cache level such that the caches are displayable as having different cache levels.Type: GrantFiled: May 15, 2006Date of Patent: October 13, 2009Assignee: Texas Instruments IncorporatedInventors: Oliver P. Sohm, Brian Cruickshank, Gary L. Swoboda
-
Patent number: 7593580Abstract: A digital video acquisition system including a plurality of image processors (30A; 30B) is disclosed. A CCD imager (22) presents video image data on a bus (video_in) in the form of digital video data, arranged in a sequence of frames. A master image processor (30A) captures and encodes a first group of frames, and instructs a slave image processor (30B) to capture and encode a second group of frames presented by the CCD imager (22) before the encoding of the first group of frames is completed by the master image processor. The master image processor (30A) completes its encoding, and is then available to capture and encode another group of frames in the sequence. Video frames that are encoded by the slave image processor (30B) are transferred to the master image processor (30A), which sequences and stores the transferred encoded frames and also those frames that it encodes in a memory (36A; 38).Type: GrantFiled: July 13, 2004Date of Patent: September 22, 2009Assignee: Texas Instruments IncorporatedInventors: Damon Domke, Youngjun Yoo, Deependra Talla, Ching-Yu Hung
-
Patent number: 7594162Abstract: This invention modifies Viterbi decoding to improve BER. Within the state metric unit cascade block, this invention forces the unused ACS units decision bits to a 0 for the top rail and a 1 for the bottom rail. This invention modifies the final maximum state index with the selected decision bits from the unused ACS units. This invention uses the modified final maximum state index as the initial conditions for the k?1 traceback shift register. This invention also uses the final maximum state index to mask the generated pretraceback decision bits generated from the last block of ACS units.Type: GrantFiled: May 11, 2006Date of Patent: September 22, 2009Assignee: Texas Instruments IncorporatedInventor: Tod D. Wolf
-
Patent number: 7593841Abstract: Emulation information including emulation control information and emulation data is exported from a data processor by arranging the emulation information into information blocks, and outputting a sequence of the information blocks from the data processor. Some of the information blocks of the sequence have relative proportions of emulation control information and emulation data that differ from the relative proportions of emulation control information and emulation data in other blocks of the sequence.Type: GrantFiled: February 27, 2007Date of Patent: September 22, 2009Assignee: Texas Instruments IncorporatedInventor: Gary L. Swoboda
-
Patent number: 7590894Abstract: Disclosed herein is a system and method for receiving encoded events from a system that is being debugged or profiled. The encoded events are input to a decoder in order to decode the encoded events, wherein the decoder is configured to selectively adjust the bandwidth of decoded events. The decoded events are input to a monitoring system in order to enable a user to debug and profile the system.Type: GrantFiled: May 15, 2006Date of Patent: September 15, 2009Assignee: Texas Instruments IncorporatedInventors: Gary L. Swoboda, Oliver P. Sohm, Manisha Agarwala
-
Patent number: 7590892Abstract: A method and system of profiling streaming channels. At least some of the illustrative embodiments are methods comprising executing a traced program on a target system (the traced operating on a plurality of streaming channels), obtaining values indicative of which of the plurality of streaming channels the traced program has operated on (the obtaining by a host computer coupled to the target system), and displaying on a display device an indication of a proportion of an execution time the processor of the target system dedicated to each of the streaming channels.Type: GrantFiled: May 15, 2006Date of Patent: September 15, 2009Assignee: Texas Instruments IncorporatedInventors: Oliver P. Sohm, Brian Cruickshank
-
Patent number: 7590893Abstract: A trace receiver with multiple recording interfaces may be used to record the same input. The historical control point for starting and stopping trace recording is placed very near the front end. A new control point further from the front end allows the front end to continue operation while data is either presented to the memory interface for storage or discarded.Type: GrantFiled: May 15, 2006Date of Patent: September 15, 2009Assignee: Texas Instruments IncorporatedInventor: Gary L. Swoboda
-
Patent number: 7590677Abstract: Performing a sum of numbers operation in a variable bit-length environment of a processor in response to a summation instruction, comprising a) adding a least significant portion (LSP) of a first number to a LSP of another number from a plurality of numbers, wherein the sum is stored in a first storage location; b) incrementing an overflow counter if a carry is generated by adding the LSPs of the two numbers; c) adding a LSP of a next number from the plurality of numbers to the sum stored in the first storage location, wherein the resulting sum is stored back into the first storage location; d) incrementing the overflow counter if a carry is generated by adding the LSP of the next number to the sum in the first storage location; e) performing steps c) and d) until each of the LSPs of the plurality of numbers has been added.Type: GrantFiled: January 22, 2003Date of Patent: September 15, 2009Assignee: Texas Instruments IncorporatedInventor: Alexander Tessarolo
-
Patent number: 7589516Abstract: A poly-phase electric energy meter comprises a front-end that converts analog current input signals and analog voltage input signals to digital current and voltage samples and a micro-controller for computing power consumed. The front end includes first and second input channels. Each input channel has a multiplexer, an analog-digital converter, a de-multiplexer and a set of data registers. The first input channel receives current input and the second input channel receives voltage inputs. A multiplexer control causes the first and second channels to sequentially sample the current and voltage for one phase at a time and store digital data in corresponding data registers. The micro-controller computes energy consumed from the simultaneous current and voltage samples.Type: GrantFiled: December 20, 2007Date of Patent: September 15, 2009Assignee: Texas Instruments IncorporatedInventors: Volker Rzehak, Vincent Wei Chit Chan, Stephen James Underwood, Thomas Hung Lam Kot
-
Patent number: 7590974Abstract: A method of tracing data processor activity with recover from detection of trace stream corruption. If the first trace data following detection of corruption is not a program counter sync point, then the trace transmits an indication of the current program counter address in an offset format from the program counter address of a last transmitted program counter sync point and then transmits trace data in event offset format. If the first trace data following detection of corruption is a program counter sync point, then the trace transmits trace data in event offset format.Type: GrantFiled: July 12, 2006Date of Patent: September 15, 2009Assignee: Texas Instruments IncorporatedInventors: John M. Johnsen, Manisha Agarwala, Maria B. H. Gill
-
Patent number: 7590912Abstract: The chip is placed in self simulation mode. When the trace logic does not have any more data to output it changes the state of the advance signal. The clock generator detects this state change and issues one gated clock to the functional logic. This creates a new CPU state and causes the change signal to toggle, and the trace logic notes the state change in the signal. It then exports the internal state presented to it. Once it completes the export, it changes the state of advance and the process begins anew.Type: GrantFiled: May 16, 2006Date of Patent: September 15, 2009Assignee: Texas Instruments IncorporatedInventor: Gary L. Swoboda
-
Patent number: 7580968Abstract: A method of performing a scaled sum-of-product operation in a processor in response to multiply-and-accumulate (MAC) instructions. The method includes accessing a first number, accessing a second number, and accessing a shift value. The first number is multiplied by the second number, the resulting product comprising a third number that includes a most significant portion and a least significant portion. The method includes executing a first MAC instruction, executing a second MAC instruction, and storing a final result of the scaled sum-of-product operation. Executing the first MAC instruction comprises right-shifting the least significant portion of the third number according to the shift value; accessing a least significant portion of a fourth number; and adding the right-shifted least significant portion of the third number to the least significant portion of the fourth number, the resulting sum comprising a least significant portion of the final result of the scaled sum-of-product operation.Type: GrantFiled: January 22, 2003Date of Patent: August 25, 2009Assignee: Texas Instruments IncorporatedInventor: Alexander Tessarolo
-
Patent number: 7580967Abstract: A method of operating a processor in a variable bit-length environment by performing a maximum limit function and minimum limit function. The method comprises accessing a most significant portion of a first number in a first register, wherein the most significant portion of the first number includes a first value. The method also includes accessing a most significant portion of a second number that includes a maximum/minimum limit, wherein the most significant portion of the second number includes a second value. The method includes changing the most significant portion of the first number to match the most significant portion of the second number if the first value is greater/less than the second value and storing the most significant portion of the first number in the first register.Type: GrantFiled: January 22, 2003Date of Patent: August 25, 2009Assignee: Texas Instruments IncorporatedInventors: Alexander Tessarolo, Karthikeyan Rajan Madathil, G. Subash Chandar