Patents Assigned to Analog Devices
-
Patent number: 4990803Abstract: A multi-stage logarithmic converter of the "successive-detection" or "progressive-compression" type including circuitry providing an accurate, temperature-stabilized logarithmic transfer function. The gain stages are DC-coupled throughout, though each also employs a demodulator comprising a full-wave rectifier, allowing operation in both baseband and demodulating modes. The signal path is differential and is balanced, including the demodulators. Each gain stage is based on a differential amplifier, or "long-tail pair" operated in an open-loop mode and biased by a tail current generator which supplies a tail current that is both proportional to absolute temperature and compensated automatically for effects of finite transistor beta and base and emitter resistances. The demodulators are biased by a very low offset voltage which also is proportional to absolute temperature.Type: GrantFiled: March 27, 1989Date of Patent: February 5, 1991Assignee: Analog Devices, Inc.Inventor: Barrie Gilbert
-
Patent number: 4990797Abstract: A reference voltage distribution system for use on an integrated circuit to distribute, from a reference voltage input, to remote locations on the chip, precise images of the reference voltage. The system comprises (1) a reference buffer located proximate a reference input connection and (2) a plurality of remote generator blocks, one located at each of the remotely-located sub-blocks or circuits requiring an image of the reference voltage. The reference buffer generates from the reference voltage a number of precision currents, each proportional to the reference voltage. These precision currents are routed to the remote generator blocks. Each remote generator block converts its precision current into a precision reference voltage for local use. These latter reference voltages may be the same as or different from the reference voltage supplied to chip itself.Type: GrantFiled: September 26, 1989Date of Patent: February 5, 1991Assignee: Analog Devices, Inc.Inventors: Peter Real, David H. Robertson, Theodore Tewksbury, Christopher W. Mangelsdorf
-
Patent number: 4985739Abstract: A low-leakage-current JFET having electrically isolated top and bottom gates. The structure employs enclosed geometry wherein one source/drain region fully surrounds the other source/drain region. Connection to the top gate is made through a diffusion-barrier to prevent penetration of metallization into the top gate contact region. A non-penetrating contact layer is provided on the upper surface of the top gate so that the material of the contact layer does not enter the top gate region to any significant extent. Both the channel region and the shield layer are formed by ion-implantation.Type: GrantFiled: April 27, 1987Date of Patent: January 15, 1991Assignee: Analog Devices, IncorporatedInventors: Jerome F. Lapham, Adrian P. Brokaw
-
Patent number: 4983929Abstract: A cascoded current mirror device is disclosed that is capable of producing an output current that is a direct function of an input current received by that device. The cascoded current mirror includes at least two portions connected together in a cascode manner. Provision is also made for feedback connection between those portions. This feedback connection can, for example, be a buffering connection. Voltage signals are generated by this device that can be used to drive and control additional output stages. Each such additional output stage is capable of producing an additional output current.Type: GrantFiled: September 27, 1989Date of Patent: January 8, 1991Assignee: Analog Devices, Inc.Inventors: Peter Real, David H. Robertson
-
Patent number: 4980634Abstract: An electric power measuring system wherein the current and voltage components are converted to respective digital signals which are multiplied and integrated to obtain a measurement of total power consumed. The current signal is developed by an A-to-D converter of the successive-approximation type, but differing from conventional such converters in employing two (or more) DACs in the feedback path where the analog feedback signal is developed for comparison with the analog current measurement signal. The two DACs are interconnected in such a way that the feedback signal is proportional to the square of the digital signal produced by the successive-approximation register (SAR). The final digital signal is developed by squaring the digital output of the SAR. The result is increased resolution at the low-level end of the scale, making it possible (in the particular embodiment) to achieve 1% accuracy at 1% of full scale, as well as 1% accuracy at 100% of full scale.Type: GrantFiled: August 15, 1989Date of Patent: December 25, 1990Assignee: Analog Devices, Inc.Inventor: Andrew M. Mallinson
-
Patent number: 4978871Abstract: A level shift circuit for converting an input signal referenced to a positive voltage to an output signal referenced to a lower voltage, such as ground. The level shift circuit includes one or more level shift stages and a reference current generator for causing a constant current to be drawn through each level shift stage. Each level shift stage includes a first transistor having a base for receiving the input signal and a collector connected to the positive voltage, a second transistor having an emitter coupled to ground, and a level shift resistor coupled between the emitter of the first transistor and the collector of the second transistor. The output signal from the collector of the second transistor is typically supplied to a TTL output stage. The reference current generator automatically compensates for temperature and power supply variations, so that the output of the level shift circuit tracks the threshold of the TTL output stage.Type: GrantFiled: August 31, 1989Date of Patent: December 18, 1990Assignee: Analog Devices, Inc.Inventor: E. Perry Jordan
-
Patent number: 4973978Abstract: A voltage coupling circuit for use in a digital-to-time converter insures that converter operation is stabilized against temperature and power supply variations. The digital-to-time converter operates by comparing a ramp voltage to a threshold voltage that is set in accordance with an input digital word. The voltage coupling circuit, which causes the ramp voltage to track changes in the threshold voltage, includes a current mirror arrangement that separates the voltage coupling and ramp generation functions. As a result, transistor base currents are not drawn through the ramp capacitor, and accuracy is improved in the case of long time delays.Type: GrantFiled: August 31, 1989Date of Patent: November 27, 1990Assignee: Analog Devices, Inc.Inventor: E. Perry Jordan
-
Patent number: 4970470Abstract: An integrated-circuit (IC) transimpedance amplifier having a successive series of DC-coupled balanced symmetrical amplifier stages with overall current feedback. The input stage includes a pair of series-connected NPN/PNP transistor with common emitters serving as the inverting input terminal. The second stage includes a cross-coupled transistor quad with the bases of the first quad pair coupled to the collectors of the first stage transistors. The inter-stage coupling circuit includes a series string of diodes connected between the collectors of the first stage transistor pair. The input stage transistor pair is identical to the transistor pairs of the second stage quad, and all of those transistors carry identical DC currents. An output stage amplifier is driven by a signal from the collectors of the first transistor pair of the second stage quad. The second transistor pair of the quad is coupled to the output stage through current mirrors to augment the output signal.Type: GrantFiled: October 10, 1989Date of Patent: November 13, 1990Assignee: Analog Devices, IncorporatedInventor: Royal A. Gosser
-
Patent number: 4969823Abstract: Process for making an integrated-circuit (IC) chip with junction-isolated complementary bipolar transistors, and novel chip made by such process. P-type dopant is implanted and diffused in an N-type substrate to form a sub-collector for a pnp transistor and also is implanted and diffused in the substrate to form a P-well for the sub-collector of an npn transistor. N-type material is then implanted and diffused into the P-well to form the npn sub-collector, and also is implanted in the substrate to form part of an isolation wall for the pnp transistor. A P-type epitaxial (epi) layer is grown over the N-type substrate. N-type material is implanted and diffused in the epi layer to complete the isolation wall for the pnp transistor, and to form the collector for the npn transistor. P-type and N-type material is implanted and diffused in the P-type epi layer to form the bases and emitters for the npn and pnp transistors.Type: GrantFiled: May 5, 1988Date of Patent: November 13, 1990Assignee: Analog Devices, IncorporatedInventors: Jerome F. Lapham, Brad W. Scharf
-
Patent number: 4962325Abstract: An auto-zeroing sample-hold amplifier capable of tracking an input voltage and, when designated, sampling and accurately holding an input voltage with no gain or offset errors includes input and output buffers with complementary, equal-magnitude offsets for minimizing offset voltage errors. An input voltage is sampled across a primary hold capacitor as well as a secondary hold capacitor [at the amplifier output to] in a sample mode. In a hold mode, the capacitors, in conjunction with the buffers and a transconductance amplifier, form a negative feedback loop around the transconductance amplifier to hold the sampled voltage and reduced voltage excursions at the output of the sample-hold amplifier. A special cancellation switch and capacitor are included for differentially cancelling voltage errors caused by switch charge feed-through onto the primary hold capacitor.Type: GrantFiled: September 26, 1989Date of Patent: October 9, 1990Assignee: Analog Devices, Inc.Inventors: Gerald Miller, Christopher O'Connor
-
Patent number: 4957583Abstract: A wet etching process wherein the etchant bath is ultrasonically vibrated, preferably while a carrier member holding the workpiece to be etched is slightly agitated. An apparatus for practicing the process includes a first vessel for holding a coupling fluid; a second vessel for holding an etchant solution; means for suspending the second vessel in the coupling fluid of the first vessel; and an ultrasonic generator means coupled to the first vessel to impart ultrasonic vibrations to the coupling fluid and, via the coupling fluid and second vessel, to the etchant solution.Type: GrantFiled: April 28, 1989Date of Patent: September 18, 1990Assignee: Analog Devices, Inc.Inventors: Roy V. Buck, Darrell P. Adams
-
Patent number: 4940980Abstract: A flash converter in which an input circuit is provided for maintaining a substantially constant collector-base voltage on the input emitter-followers, so as to obviate the distortion caused by variation of the input capacitance with input voltage. The driving source directly drives the base of the emitter-followers and, through a level-shift circuit, also drives the collectors of the emitter-follower transistors.Type: GrantFiled: May 5, 1989Date of Patent: July 10, 1990Assignee: Analog Devices, Inc.Inventor: Thomas E. Tice
-
Patent number: 4929909Abstract: A differential amplifier including circuit means for generating a tail current which is not only porportional to absolute temperature, but also is adjusted to compensate for the non-ideal transistor geometries and properties, including finite beta and non-zero, temperature-dependent intrinsic resistances, so as to result in an amplification ratio which is substantially independent of all component variations.Type: GrantFiled: March 27, 1989Date of Patent: May 29, 1990Assignee: Analog Devices, Inc.Inventor: Barrie Gilbert
-
Patent number: 4928103Abstract: The invention comprises an n-bit analog-to-digital flash converter comprising 2.sup.n /2 input comparators, each having a first input coupled to receive the analog voltage to be converted and a second input coupled to a different reference voltage. The reference voltages of each consecutive input comparator are spaced apart two LSBs of the converter. Each input comparator has two output, OUT and an inverted version thereof, OUT. 2.sup.n -1 consecutive latches are provided. Every other latch receives at its inputs the OUT and OUT signals from a single associated input comparator. All other latches receive the OUT signal of one of the input comparators and the OUT signal of an adjacent input comparator.Type: GrantFiled: September 18, 1989Date of Patent: May 22, 1990Assignee: Analog Devices, Inc.Inventor: Charles D. Lane
-
Patent number: 4926178Abstract: A delta modulator includes an integrator, a comparator for sensing the output of the integrator and a flip flop for synchronizing the comparator output to a clock signal and providing an error signal to the input of the integrator. The output of the delta modulator is a data stream having a time-averaged duty cycle that represents the input signal amplitude. The integrator includes an amplifier that is provided with positive feedback. Error caused by the finite open loop gain of the amplifier is cancelled by the positive feedback. As a result, high accuracy is achieved. The integrator amplifier is stabilized by the overall negative feedback of the delta modulator loop.Type: GrantFiled: July 13, 1988Date of Patent: May 15, 1990Assignee: Analog Devices, Inc.Inventor: A. Martin Mallinson
-
Patent number: 4924227Abstract: The apparatus comprises a parallel analog-to-digital converter comprising a matrix of differentially coupled transistor pairs wherein the base of one transistor of each differential pair is coupled to a reference voltage and the base of the other transistor of each differential pair is coupled to the input voltage through a specified offset. In each row of differential pairs, the collectors of the transistors are alternately coupled to first and second row output points. The first and second row output points of each row are coupled to the inverting and non-inverting inputs, respectively of a comparator. Additional comparators are provided for comparing the second row output of each row with the first row output of the succeeding row. The matrix is arranged such that the combination of the comparator outputs is unique for each possible digital level in the full scale range of the converter. Logic circuitry is coupled to the comparator outputs to produce a computer usable code therefrom.Type: GrantFiled: December 13, 1988Date of Patent: May 8, 1990Assignee: Analog Devices, Inc.Inventor: Christopher W. Mangelsdorf
-
Patent number: 4913157Abstract: A system for analyzing bone conditions, particularly (but not solely) for diagnosing osteoporosis and periodontal bone disease in humans. An ultrasonic signal (generally a pulse) having at least two components of distinguishable waveshape or frequency content in a range from about 100 kHz to about 3 MHz is launched transdermally into the patient, through a bony member such as the patella, and received at the other side. The transmission through the bony member and surrounding soft tissue varies in both amplitude and phase as a function of frequency, and the velocity of transmission varies between the bony member and the soft tissue. A variety of techniques are employed for analyzing the transmission of the ultrasonic signal to assess bone condition. These include at least: comparing the transit times through the bony member of energy in a first frequency range and energy in a second frequency; evaluating the transfer function through the bony member (i.e.Type: GrantFiled: June 3, 1986Date of Patent: April 3, 1990Assignee: Analog Devices, Inc.Inventors: George W. Pratt, Jr., Paul Duchnowski
-
Patent number: 4904921Abstract: A monlithic interface circuit for use with a linear variable differential transformer (LVDT) position transducer. The interface circuit includes a drive circuit for providing an excitation signal of selectable frequency and amplitude to the LVDT primary winding. The interface circuit further includes a decoder responsive to signals induced in the LVDT secondary windings for computing the position p of the LVDT core as a solution to the equation p=K(A-B)/(A+B), where A and B represent the signals induced in the primary winding and K is a constant scale factor. The decoder includes circuitry for rectifying and filtering the secondary signals, a charge balance loop responsive to the detected signals for providing a binary signal having a duty cycle representative of B/(A+B), and an output circuit responsive to the binary signal for providing the position output. The decoder provides excellent scale factor stability and linearity and is relatively insensitive to variations in primary drive amplitude.Type: GrantFiled: November 13, 1987Date of Patent: February 27, 1990Assignee: Analog Devices, Inc.Inventors: Lawrence M. DeVito, A. Paul Brokaw
-
Patent number: 4902959Abstract: An IC band-gap voltage reference including a pair of transistors having different emitter areas and driven by an amplifier feedback circuit to produce equal collector currents so as to develop an output voltage corresponding to the band-gap voltage. The amplifier output network includes a resistor network arranged to produce an output voltage which is a predetermined multiple of the band-gap voltage. The circuit provides for independent trimming of elements for adjusting the output voltage magnitude and its temperature coefficient.Type: GrantFiled: June 8, 1989Date of Patent: February 20, 1990Assignee: Analog Devices, IncorporatedInventor: Adrian P. Brokaw
-
Patent number: 4899152Abstract: A current-source ladder digital-to-analog converter is compensated for temperature changes by making the total current running through the converter proportional to absolute temperature and by terminating the parallel transistor chain forming the current source ladder with a transistor whose emitter voltage is greater than the emitter voltage of the least significant bit current source transistor by 2(KT/q)ln 2 volts. The aformentioned voltage difference is achieved by making the emitter area of the termination transistor at least eight times the emitter area of the least significant bit transistor.Type: GrantFiled: May 2, 1988Date of Patent: February 6, 1990Assignee: Analog Devices, Inc.Inventors: Jeffrey G. Barrow, Adrian P. Brokaw