Patents Assigned to Applied Material
-
Patent number: 7185760Abstract: Disclosed herein is a non-contact package useful when an article to be stored or shipped in the package includes a sensitive surface, the performance of which will be detrimentally affected if the sensitive surface is contacted with a nominal amount of mechanical force. A fluid environment which does not produce sufficient mechanical force to detrimentally affect the sensitive surface may be used in contact with the sensitive surface to prevent an undesirable chemical reaction on the sensitive surface. A fluid environment may also be used inside the package to support surrounding walls of the package so that such walls do not contact the sensitive surface and/or to dissipate force applied to the exterior of the package so that the sensitive surface will not be damaged.Type: GrantFiled: June 11, 2003Date of Patent: March 6, 2007Assignee: Applied Materials, Inc.Inventors: Ronald Schauer, Jim Junshi Wang, Hong Wang, Brian West, Yongxiang He
-
Publication number: 20070046391Abstract: Apparatus and methods are provided that are adapted to match the impedance of an electrical load to an impedance of an electrical signal generator. The invention includes providing a plurality of electrical components adapted to collectively match the impedance of the electrical load to the impedance of the electrical signal generator. The electrical components are arranged symmetrically and concentrically about an axis. Additionally, the invention may also include a first connector adapted to electrically couple the electrical signal generator to the electrical components. Additionally, the invention may also include a second connector adapted to electrically couple the load to the electrical components. Numerous other aspects are provided.Type: ApplicationFiled: August 21, 2006Publication date: March 1, 2007Applicant: Applied Materials, Inc.Inventors: Carl Sorensen, John White
-
Publication number: 20070048446Abstract: The present invention is directed to improving defect performance in semiconductor processing systems. In specific embodiments, an apparatus for processing semiconductor substrates comprises a chamber defining a processing region therein, and a substrate support disposed in the chamber to support a semiconductor substrate. At least one nozzle extends into the chamber to introduce a process gas into the chamber through a nozzle opening. The apparatus comprises at least one heat shield, each of which is disposed around at least a portion of one of the at least one nozzle. The heat shield has an extension which projects distally of the nozzle opening of the nozzle and which includes a heat shield opening for the process gas to flow therethrough from the nozzle opening. The heat shield decreases the temperature of nozzle in the processing chamber for introducing process gases therein to reduce particles.Type: ApplicationFiled: October 23, 2006Publication date: March 1, 2007Applicant: Applied Materials, Inc.Inventors: Sudhir Gondhalekar, Padmanabhan Krishnaraj, Tom Cho, Muhammad Rasheed, Hemant Mungekar, Thanh Pham, Zhong Hua
-
Patent number: 7183227Abstract: High flows of low-mass fluent gases are used in an HDP-CVD process for gapfill deposition of a silicon oxide film. An enhanced turbomolecular pump that provides a large compression ratio for such low-mass fluent gases permits pressures to be maintained at relatively low levels in a substrate processing chamber, thereby improving the gapfill characteristics.Type: GrantFiled: July 1, 2004Date of Patent: February 27, 2007Assignee: Applied Materials, Inc.Inventors: Muhammad M. Rasheed, Steven H Kim
-
Patent number: 7182680Abstract: Embodiments of a flexible pad conditioner for conditioning a processing pad are provided. The pad conditioner includes an arc-shaped member having an abrasive bottom surface configured for conditioning the processing pad. Means are provided to apply a downward force as well as to oscillate the pad conditioner. Further means may be provided to vary the downward force along the length of the pad conditioner. In one embodiment, a plurality of actuators may be coupled to a top surface of the member and adapted to selectively provide an independently controllable force against the member to finely control the conditioning profile.Type: GrantFiled: April 8, 2005Date of Patent: February 27, 2007Assignee: Applied Materials, Inc.Inventors: Paul D. Butterfield, Sen-Hou Ko
-
Patent number: 7183197Abstract: A method and apparatus for depositing a material layer onto a substrate is described. The method includes delivering a mixture of precursors for the material layer into a process chamber and depositing the material layer on the substrate at low temperature. The material layer can be used as an encapsulating layer for various display applications which require low temperature deposition process due to thermal instability of underlying materials used. In one aspect, the encapsulating layer includes one or more material layers (multilayer) having one or more barrier layer materials and one or more low-dielectric constant materials. The encapsulating layer thus deposited provides reduced surface roughness, improved water-barrier performance, reduce thermal stress, good step coverage, and can be applied to many substrate types and many substrate sizes. Accordingly, the encapsulating layer thus deposited provides good device lifetime for various display devices, such as OLED devices.Type: GrantFiled: May 18, 2005Date of Patent: February 27, 2007Assignee: Applied Materials, Inc.Inventors: Tae Kyung Won, Sanjay Yadav
-
Patent number: 7183201Abstract: A method of selectively etching organosilicate layers in integrated circuit fabrication processes is disclosed. The organosilicate layers are selectively etched using a hydrogen-containing fluorocarbon gas. The hydrogen-containing fluorocarbon gas may be used to selectively etch an organosilicate layer formed on a silicon oxide stop etch layer when fabricating a damascene structure.Type: GrantFiled: July 23, 2001Date of Patent: February 27, 2007Assignee: Applied Materials, Inc.Inventors: Huong Thanh Nguyen, Michael Scott Barnes, Li-Qun Xia, Mehul Naik
-
Patent number: 7183177Abstract: A method of fabricating a semiconductor-on-insulator structure from a pair of semiconductor wafers, includes forming an oxide layer on at least a first surface of a first one of the wafers and performing a bonding enhancement implantation step by ion implantation of a first species in the first surface of at least either of the pair of wafers. The method further includes performing a cleavage ion implantation step on one of the pair of wafers by ion implanting a second species to define a cleavage plane across a diameter of the wafer at the predetermined depth below the top surface of the one wafer. The wafers are then bonded together by placing the first surfaces of the pair of wafers onto one another so as to form an semiconductor-on-insulator structure.Type: GrantFiled: November 16, 2004Date of Patent: February 27, 2007Assignee: Applied Materials, Inc.Inventors: Amir Al-Bayati, Kenneth S. Collins, Hiroji Hanawa, Kartik Ramaswamy, Biagio Gallo, Andrew Nguyen
-
Patent number: 7183546Abstract: System and a method for electrically testing a semiconductor wafer, the method including: (a) scanning a charged particle beam along at least one scan line while maintaining an electrode located at a vicinity of the wafer at a first voltage that differs from a voltage level of a first scanned portion of the wafer, and collecting charged particles scattered from the first scanned portion; (b) scanning a charged particle beam along at least one other scan line while maintaining the electrode at a second voltage that differs from a voltage level of a second scanned portion such as to control a charging state of at least an area that comprises the first and second scanned portions; and (c) repeating the scanning stages until a predefined section of the wafer is scanned.Type: GrantFiled: September 16, 2004Date of Patent: February 27, 2007Assignee: Applied Materials, Israel, Ltd.Inventor: Eugene Thomas Bullock
-
Patent number: 7182677Abstract: A polishing pad for a chemical mechanical polishing apparatus has a body with a polishing surface having a radius, a central region, and a peripheral region. The polishing surface has a plurality of main radial-line channels extending radially outwardly from the central region to the peripheral region, each main radial-line channel having an angled outer segment at the peripheral region that is directed at an angle relative to a radius of the polishing surface. The polishing surface also has a plurality of primary tributary radial-line channels that are each connected by an angled transition segment to a main radial-line channel, the tributary radial-line channels being spaced apart from the main radial-line channels. The polishing pad provides an improved distribution and flow of polishing slurry during a polishing process.Type: GrantFiled: January 14, 2005Date of Patent: February 27, 2007Assignee: Applied Materials, Inc.Inventors: Timothy James Donohue, Venkata R. Balagani, Romain Beau de Lomenie
-
Patent number: 7184612Abstract: A method and apparatus for parallel processing of data without the need for cross-communication or synchronization between processing nodes is provided. The system is especially suitable for use in a wafer inspection system for the semiconductor industry. Embodiments include scanning a small area of the wafer, and distributing pixel data among a plurality of processing nodes, each of which accept and process an optimal amount of pixel data independently of the other processing nodes, thereby enabling increased throughput without increasing system complexity.Type: GrantFiled: November 3, 2003Date of Patent: February 27, 2007Assignee: Applied Materials, Inc.Inventors: Ron Naftali, Vitaly Rubinovich
-
Publication number: 20070042113Abstract: The invention provides methods, systems, and drivers for controlling an inkjet printing system and manufacturing display objects. The system may include a print controller including one or more drivers, at least one print head coupled to the drivers, a stage controller coupled to the print controller, one or more motors coupled to the stage controller, encoders coupled to the motors and the stage controller, and a host coupled to the stage controller and the print controller. The host is adapted to transfer pattern parameter data to the print controller, and the print controller is adapted to use the pattern parameter data to trigger the at least one print head to deposit ink into pixel wells on a substrate as the substrate is moved in a print direction by the at least one motor under the direction of the stage controller in response to a command from the host.Type: ApplicationFiled: August 23, 2006Publication date: February 22, 2007Applicant: Applied Materials, Inc.Inventors: Hongbin Ji, Inchen Huang, Bassam Shamoun, Quanyuan Shang, Shinichi Kurita, John White
-
Publication number: 20070042390Abstract: Critical Dimension (CD) of features on a semiconductor substrate may be indicated utilizing the site-specific binding properties of organic or biological molecules. In accordance with one embodiment of the present invention, a fluorescent tagged organic molecule is fabricated having a length corresponding to the desired CD. The semiconductor substrate is exposed to a solution containing the organic molecule. The solution is then removed and the structure analyzed for the presence of the fluorescent tag, indicating a feature having the desired CD. Fluorescent tagged biological molecules of known size such as peptides or proteins, or nucleic acids such as DNA or RNA, may also be employed for CD measurement. Alternatively, a CD marker molecule may be designed to exhibit preferential binding, such that it fails to bind to the substrate in instances of incomplete resist development or etching.Type: ApplicationFiled: August 19, 2005Publication date: February 22, 2007Applicant: Applied Materials, Inc. A Delaware corporationInventor: Peter Borden
-
Publication number: 20070042131Abstract: Methods and systems of diagnosing an arcing problem in a semiconductor wafer processing chamber are described. The methods may include coupling a voltage probe to a process-gas distribution faceplate in the processing chamber, and activating an RF power source to generate a plasma between the faceplate and a substrate wafer. The methods may also include measuring the DC bias voltage of the faceplate as a function of time during the activation of the RF power source, where a spike in the measured voltage at the faceplate indicates an arcing event has occurred in the processing chamber. Methods and systems to reduce arcing in a semiconductor wafer processing chamber are also described.Type: ApplicationFiled: August 22, 2005Publication date: February 22, 2007Applicant: Applied Materials, Inc., A Delaware corporationInventors: Jyr Hong Soo, Vu Ngoc Nguyen, Steven Reiter, Jason Foster, Bok Hoen Kim, Hichem M'Saad
-
Publication number: 20070040265Abstract: A substrate support comprises top, middle and bottom plates which are brazed together. The top plate has a top surface with a plurality of outwardly projecting mesas dispersed across a recessed pocket, a network of recessed grooves, a vacuum port terminating in the recessed grooves, and plurality of gas ports. The middle plate has a plurality of middle feedthroughs aligned to corresponding top feedthroughs of the top plate, and the bottom plate has a plurality of bottom feedthroughs aligned to the middle feedthroughs of the middle plate. The top and middle plates are joined by a first brazed bond layer and the middle and bottom plates are joined by a second brazed bond layer.Type: ApplicationFiled: August 17, 2006Publication date: February 22, 2007Applicant: Applied Materials, Inc.Inventors: Salvador Umotoy, Lawrence Lei, Gwo-Chuan Tzu, Xiaoxiong Yuan, Michael Jackson, Hymam Lam
-
Patent number: 7179754Abstract: A method and apparatus for forming a nitrided gate dielectric layer. The method includes generating a nitrogen-containing plasma in a processing chamber via a smooth-varying modulated RF power source to reduce electron temperature spike. Field effect transistor channel mobility and gate leakage current results are improved when the power source is smooth-varying modulated, as compared to square-wave modulated.Type: GrantFiled: April 6, 2004Date of Patent: February 20, 2007Assignee: Applied Materials, Inc.Inventors: Philip A. Kraus, Thai Cheng Chua
-
Patent number: 7179159Abstract: A polishing article and method for manufacturing a polishing article for use in a chemical mechanical polishing process is disclosed. The polishing article has a plurality of polishing material tiles separated by grooves formed in or through a polishing material and may be adhesively bound to a base film. The polishing article may include various polygonal tiles and oval shapes formed in the polishing material which allow enhanced slurry retention and ease in rolling from a polishing material supply roll and onto a take-up roll in a web type platen assembly. The polishing article may also include an upper carrier film adapted to minimize delaminating stress placed in an area of the polishing article that is not adapted for polishing. A method and apparatus for manufacturing the various embodiments of the polishing article and a replacement supply roll are also disclosed.Type: GrantFiled: May 2, 2005Date of Patent: February 20, 2007Assignee: Applied Materials, Inc.Inventors: Benjamin A. Bonner, Peter McReynolds, Gregory E. Menk, Anand N. Iyer, Gopalakrishna B. Prabhu, Erik S. Rondum, Robert L. Jackson, Garlen Leung
-
Publication number: 20070037397Abstract: A substrate processing system has a housing that defines a process chamber, a gas-delivery system, a high-density plasma generating system, a substrate holder, and a controller. The housing includes a sidewall and a dome positioned above the sidewall. The dome has physically separated and noncontiguous pieces. The gas-delivery system introduces e a gas into the process chamber through side nozzles positioned between two of the physically separated and noncontiguous pieces of the dome. The high-density plasma generating system is operatively coupled with the process chamber. The substrate holder is disposed within the process chamber and supports a substrate during substrate processing. The controller controls the gas-delivery system and the high-density plasma generating system.Type: ApplicationFiled: August 11, 2005Publication date: February 15, 2007Applicant: Applied Materials, Inc.Inventors: Siqing Lu, Qiwei Liang, Canfeng Lai, Robert Chen, Jason Bloking, Irene Chou, Steven Kim, Young Lee, Ellie Yieh
-
Publication number: 20070034153Abstract: An RF coil assembly provides a source to generate a plasma inductively in a process chamber. The RF coil assembly includes an RF coil disposed about a perimeter of the processing chamber and a frame disposed about a perimeter of the processing chamber. The frame is adapted to support the RF coil in position. An interface material is disposed between and in thermal contact with the frame and a sidewall of the processing chamber. The interface material has a thermal conductivity of 4.0 W/mK or greater.Type: ApplicationFiled: August 9, 2005Publication date: February 15, 2007Applicant: Applied Materials, Inc.Inventors: Siqing Lu, Qiwei Liang, Irene Chou, Steven Kim, Young Lee, Ellie Yieh, Muhammad Rasheed
-
Patent number: 7175505Abstract: Aspects of the present invention include a method and an apparatus that may be utilized to adjust processing times in a substrate processing system. In one embodiment of the present invention, a pre-processing thickness measurement of a substrate while the substrate is in one of the polishing stations is taken. Then the substrate is processed in the polishing system for a predetermined processing time. A post-processing thickness measurement is taken while the substrate is in one of the polishing stations. A removal rate is calculated based on the pre-processing and the post-processing measurements and the predetermined processing time. A processing time is adjusted for one or more of the polishing stations based on the removal rate for use in subsequent processing of a production substrate.Type: GrantFiled: January 9, 2006Date of Patent: February 13, 2007Assignee: Applied Materials, Inc.Inventors: Sen-Hou Ko, Harry Q. Lee, Wei-Yung Hsu