Patents Assigned to Cadence Design Systems, Inc.
-
Patent number: 11545968Abstract: Various embodiments provide for active suppression circuitry. The active suppression circuitry can be used with a circuit for a memory system, such as a dual data rate (DDR) memory system. For example, some embodiments provide an active suppression integrated circuit. The active suppression integrated circuit can be used by a memory system to efficiently suppress power supply noise caused by resonance of a power delivery network (PDN) of the memory system, thereby improving power integrity of the memory system input/output.Type: GrantFiled: May 18, 2020Date of Patent: January 3, 2023Assignee: Cadence Design Systems, Inc.Inventors: Moo Sung Chae, Thomas Evan Wilson
-
Patent number: 11537505Abstract: The present disclosure is directed to a mechanism for forcing a processor to enter a debug mode. In one embodiment, a processor includes a logic circuit configured to receive a halt request. In response to receiving the halt request while the processor is not in a quiescent state, the logic circuit forces the processor into the quiescent state after a threshold amount of time has elapsed. Processor operation is then halted, and the processor thus becomes accessible for a debugger to perform debug operations.Type: GrantFiled: February 10, 2021Date of Patent: December 27, 2022Assignee: Cadence Design Systems, Inc.Inventors: Robert T. Golla, Matthew B. Smittle
-
Patent number: 11531550Abstract: Techniques are disclosed relating to an apparatus that includes a plurality of execution pipelines including first and second execution pipelines, a shared circuit that is shared by the first and second execution pipelines, and a decode circuit. The first and second execution pipelines are configured to concurrently perform operations for respective instructions. The decode circuit is configured to assign a first program thread to the first execution pipeline and a second program thread to the second execution pipeline. In response to determining that respective instructions from the first and second program threads that utilize the shared circuit are concurrently available for dispatch, the decode circuit is further configured to select between the first program thread and the second program thread.Type: GrantFiled: February 10, 2021Date of Patent: December 20, 2022Assignee: Cadence Design Systems, Inc.Inventors: Robert T. Golla, Christopher Olson
-
Patent number: 11531803Abstract: A static timing analysis system for finding and reporting timing violations in a digital circuit design prior to circuit fabrication, and associated methods, use exhaustive path-based analysis (EPBA) that is informed by infinite-depth path-based analysis (IPBA) to provide analysis results that are driven full-depth, in contrast to conventional EPBA systems and methods, which can terminate after reaching a maximum depth of analysis as a way of avoiding prolonged or infinite runtimes. The IPBA-driven full-depth EPBA functions for hold-mode as well as setup-mode analysis and achieves reduced pessimism as compared to systems or methods employing IPBA alone, and more complete analysis of designs as compared to systems or methods employing EPBA alone. Improved IPBA signal merging using multidimensional zones for thresholding of signal clustering mitigates the occasional optimism of IPBA.Type: GrantFiled: April 16, 2021Date of Patent: December 20, 2022Assignee: CADENCE DESIGN SYSTEMS, INC.Inventors: Umesh Gupta, Naresh Kumar, Marut Agarwal, Rakesh Agarwal
-
Patent number: 11526650Abstract: A system includes one or more processors and a computer storage medium storing instructions that cause a machine to perform operations including accessing an integrated circuit (IC) design including an initial clock tree. The operations include selecting a first driver to evaluate for resizing, the first driver being a first size and having a first leakage current and determining a baseline power consumption measurement of clock tree based on the first size and the first leakage current of the first driver. The operations include identifying a plurality of replacement drivers to replace the first driver and determining a power consumption measurement for a second driver. Based on determining that the power consumption measurement for the second driver is less than the baseline power consumption measurement replacing the first driver with the second driver and generating a layout instance based on the second driver.Type: GrantFiled: March 31, 2021Date of Patent: December 13, 2022Assignee: Cadence Design Systems, Inc.Inventors: Yi-Xiao Ding, Zhuo Li, Jhih-Rong Gao
-
Patent number: 11520964Abstract: A method for assertion-based formal verification includes executing a plurality of formal verification regression runs on a model of an electronic design; for each of the regression runs, using a unique signature function, calculating and saving a unique signature value for each instantiation of a property of a plurality of properties of the model of the electronic design and a status result for that instantiation of the property in that regression run; and signing off a current version of the model of the electronic device and presenting as a status result for each the instantiations of a plurality of the properties of the current version of the model of the electronic design the preferred status result obtained for that instantiation of the property per the same unique signature value that was calculated for that instantiation of the property in previous runs of the plurality of formal verification regression runs.Type: GrantFiled: June 2, 2021Date of Patent: December 6, 2022Assignee: Cadence Design Systems, Inc.Inventors: Ahmad S. Abo Foul, Lars Lundgren, Björn Håkan Hjort, Habeeb Farah, Eran Talmor, Paula S. Mathias
-
Patent number: 11520959Abstract: An integrated circuit (IC) design is accessed from a database in memory. The IC design comprises a route connecting a source to a sink. A set of buffering candidates for buffering are generated for the net. A timing improvement associated with a buffering candidate in the set of buffering candidates is determined using a first timing model. The buffering candidate is pruned from the set of buffering candidates based on the timing improvement and a cost associated with the buffering candidate. The pruned set of buffering candidates is evaluated using a second timing model, and a buffering solution for the net is selected from the pruned set of buffering candidates based on a result of the evaluating. The IC design is updated to include the buffering solution selected for the net.Type: GrantFiled: March 31, 2021Date of Patent: December 6, 2022Assignee: Cadence Design Systems, Inc.Inventors: Yi-Xiao Ding, Zhuo Li, Jhih-Rong Gao, Sheng-En David Lin
-
Patent number: 11520531Abstract: A system may include a synchronization device and an emulation chip including a processor and a memory. The processor may evaluate, during a first cycle, at least one of a set of one or more execution instructions in the memory or evaluation primitives configured to emulate a circuit, and evaluate, during a second cycle, at least one of the set of one or more execution instructions or a set of configured logic primitives. The synchronization device may interpose a gap period interposed between the first cycle and the second cycle such that during the gap period, the processor does not evaluate one or more instructions from the set of one or more execution instructions or re-evaluate primitives. The synchronization device may cause, during the first gap period, the emulation chip to perform refreshes on the memory of the emulation chip.Type: GrantFiled: December 31, 2020Date of Patent: December 6, 2022Assignee: CADENCE DESIGN SYSTEMS, INC.Inventors: Mitchell G. Poplack, Justin Schmelzer, Aruna Aluri
-
Patent number: 11514219Abstract: The present disclosure relates to a system and method for assertion-based formal verification in an electronic design environment. Embodiments may include executing, using a processor, an assertion-based formal verification proof process on a model of an electronic design and analyzing a first property associated with the model. Embodiments may further include generating at least one trace of the first property and determining a mapping function associated with the first property. Embodiments may also include storing the at least one trace and the mapping function. Embodiments may further include determining that a second property associated with the model shares a cone of influence with the first property and generating a new trace based upon, at least in part, the mapping function.Type: GrantFiled: March 25, 2021Date of Patent: November 29, 2022Assignee: Cadence Design Systems, Inc.Inventors: Ahmad S. Abo Foul, Lars Lundgren, Björn Håkan Hjort, Habeeb Farah
-
Patent number: 11513818Abstract: An approach includes the use of a description of instructions for invoking hardware accelerator and for a hardware accelerator to execute those instructions. In some embodiments, the instructions for invoking hardware accelerator and for a hardware accelerator to execute those instructions are described using a single language. These descriptions are then compiled into other languages for use in tool chains for generating simulators (a hardware and instruction set simulator and a hardware accelerator simulator). In some embodiments, the approach illustrated herein can be combined with state machine functionality to manage the execution of instructions that require multiple states. In some embodiments, the approach illustrated herein can be combined with an external register file for transferring information between a processor and a hardware accelerator.Type: GrantFiled: September 30, 2020Date of Patent: November 29, 2022Assignee: Cadence Design Systems, Inc.Inventors: Rong Chen, He Xiao, Nenad Nedeljkovic, Nupur B. Andrews, Dan Nicolaescu, James Sangkyu Kim
-
Patent number: 11514222Abstract: An integrated circuit (IC) design is accessed from a database in memory. The IC design comprises a routing topology for a net comprising interconnections between a set of pins. The IC design further comprises a set of candidate locations for inserting buffers. A set of cells from a cell library in memory is accessed. A candidate location from the set of candidate locations is assessed to determine whether at least one cell in the set of cells fits at the location. Based on determining that at least one cell in the set of cells fits at the candidate location, the location is marked as bufferable. A largest cell width that fits at the candidate location is determined based on the set of cells and a buffering solution is generated for the net using the largest cell width as a constraint on buffer insertion performed at the candidate location.Type: GrantFiled: March 19, 2021Date of Patent: November 29, 2022Assignee: Cadence Design Systems, Inc.Inventors: Sheng-En David Lin, Yi-Xiao Ding, Jhih-Rong Gao, Zhuo Li
-
Patent number: 11514218Abstract: Embodiments include herein are directed towards a method for static timing analysis. Embodiments included herein may include providing, using at least one processor, a database of predefined script tags and causing a display of a script at a graphical user interface. Embodiments may also include receiving an insertion of at least one tag from the database within the script and generating one or more timing reports based upon, at least in part, the script and the at least one tag.Type: GrantFiled: July 30, 2021Date of Patent: November 29, 2022Assignee: Cadence Design Systems, Inc.Inventors: Hemendra Singh Negi, Naresh Kumar, Arunjai Singh
-
Patent number: 11507414Abstract: A circuit for fast interrupt handling is disclosed. An apparatus includes a processor circuit having an execution pipeline and a table configured to store a plurality of pointers that correspond to interrupt routines stored in a memory circuit. The apparatus further includes an interrupt redirect circuit configured to receive a plurality of interrupt requests. The interrupt redirect circuit may select a first interrupt request among a plurality of interrupt requests of a first type. The interrupt redirect circuit retrieves a pointer from the table using information associated with the request. Using the pointer, the execution pipeline retrieves first program instruction from the memory circuit to execute a particular interrupt routine.Type: GrantFiled: February 10, 2021Date of Patent: November 22, 2022Assignee: Cadence Design Systems, Inc.Inventors: Robert T. Golla, Thomas Martin Wicki, Jama Ismail Barreh
-
Patent number: 11507492Abstract: The present disclosure relates to a method for electronic design verification. Embodiments may include identifying a plurality of higher level instances along an electronic design path from a source to a destination. Embodiments may further include analyzing inter-instance path information associated with the plurality of higher level instances included in the electronic design path from source to destination. Analyzing may include ignoring information included within the plurality of higher level instances. Embodiments may further include determining, based upon, at least in part, inter-instance path information whether data is unable to propagate from the source to the destination.Type: GrantFiled: August 27, 2019Date of Patent: November 22, 2022Assignee: Cadence Design Systems, Inc.Inventor: Fernanda Augusta Braga
-
Patent number: 11507720Abstract: This disclosure relates to signal observability rating. In an example, a method can include propagating a clock signal through a respective module of a circuit design in a forward and backward direction, evaluating clock signal propagation results for the respective module based on a forward and backward clock signal propagation of the clock signal to compute an observability rating for a data signal to be processed by the respective module during formal verification, and updating a current observability rating of the respective property for the data signal to the computed observability rating.Type: GrantFiled: June 11, 2021Date of Patent: November 22, 2022Assignee: CADENCE DESIGN SYSTEMS, INC.Inventors: Matheus Nogueira Fonseca, Thamara Karen Cunha Andrade, Lars Lundgren, Breno Guimaraes
-
Patent number: 11501044Abstract: Embodiments include herein are directed towards a method for use in an electronic design environment is provided. Embodiments may include receiving a netlist associated with an electronic design and performing genetic optimization on a portion of the netlist to identify and place one or more capacitors on a printed circuit board to minimize an impedance associated with a power plane. Embodiments may further include displaying, at a graphical user interface, a placement of the one or more capacitors, wherein the placement is based upon, at least in part, the performing.Type: GrantFiled: December 23, 2020Date of Patent: November 15, 2022Assignee: Cadence Design Systems, Inc.Inventors: Shirin Farrahi, Yang Lu
-
Patent number: 11501049Abstract: The present disclosure relates to a computer-implemented method for use in an electronic design. Embodiments may include performing, using a processor, a simulation of a multi-layered electronic structure and extracting a circuit model of the multi-layered electronic structure, wherein the circuit model includes at least two plates. Embodiments may also include extracting one or more parasitic parameters of at least one via associated with the circuit model and calculating a coupling coefficient associated with a controlled source of the circuit model. Embodiments may further include extracting a transmission line mode from the circuit model and linking the circuit model, at least one via, and the transmission line mode to an external circuit to generate a modeled system. Embodiments may also include solving the modeled system using a modified nodal analysis.Type: GrantFiled: September 28, 2018Date of Patent: November 15, 2022Assignee: Cadence Design Systems, Inc.Inventors: Feng Miao, Jing Wang, Zhen Mu, Xuegang Zeng
-
Patent number: 11494540Abstract: Disclosed are methods, systems, and articles of manufacture for implementing electronic design closure with reduction techniques. A timing graph and compact timing data for an analysis view of a set of analysis views may be determined for an electronic design. A reduced set of dominant analysis views may be determined based at least in part upon a result of a timing dominance analysis. Timing data may be loaded for at least the reduced set of dominant analysis views; and a design closure task may be performed on the electronic design using at least the timing data and the reduced set of dominance analysis views.Type: GrantFiled: March 26, 2021Date of Patent: November 8, 2022Assignee: Cadence Design Systems, Inc.Inventors: Sourav Kumar Sircar, Alwin Gupta, Marc Heyberger, Manish Bhatia, Manish Garg
-
Patent number: 11487561Abstract: According to an embodiment, a system and method are provided for constructing an accurate view of memory and events on a simulation platform. The system memory view can be used with a debug and analysis tool to provide post-processing debug, including searching forward and backward in capture time of the stored memory view to analyze the events of the simulation. The memory is constructed by capturing and storing each memory execution transaction, bus transaction, and register transaction during simulation. Changes in simulation platform hardware state may also be captured and stored in a hardware state database, including switches between process threads detected during the simulation that may update a simulator register. The captured events provide observability into the OS processes, the hardware, and the embedded software of the simulation platform.Type: GrantFiled: December 24, 2014Date of Patent: November 1, 2022Assignee: CADENCE DESIGN SYSTEMS, INC.Inventors: Andrew Wilmot, Neeti Khullar Bhatnagar, Qizhang Chao, George Franklin Frazier
-
Patent number: 11483185Abstract: Disclosed is an improved approach for a training approach to implement DFE for an electronic circuit. The inventive concept is particularity suitable to address, for example, circuits that implement high speed parallel data transmission protocols, such as GDDR6, that are used for graphics applications. The training scheme uses minimal hardware when compared to existing schemes by reusing calibration receiver in auto zeroing receiver as error receiver. Further it works for closed eyes by running the algorithm multiple times with gradual increase in complexity of training pattern, where DFE coefficients from previous iteration is used for the current iteration, thereby gradually opening the eye.Type: GrantFiled: April 30, 2021Date of Patent: October 25, 2022Assignee: Cadence Design Systems, Inc.Inventors: Sachin Ramesh Gugwad, Hari Anand Ravi, Aaron Willey, Thomas E. Wilson