Patents Assigned to Cadence Design Systems
-
Patent number: 7822590Abstract: A system and method for performing circuit simulation is described. Revisions and history of the operating parameters of circuit designs subject to simulation are tracked. Mechanisms are provided that allow for viewing, measurement or other manipulation of signals at specific locations in a circuit design for simulation, such as parameters that include observation points which are implemented using probes. One approach to executing a measurement is via a controllable and flexible control statement, which in one embodiment is the “run” statement. Improved interfaces for viewing, controlling, and manipulating simulations and simulation results are also provided.Type: GrantFiled: December 17, 2003Date of Patent: October 26, 2010Assignee: Cadence Design Systems, Inc.Inventor: Kenneth S. Kundert
-
Patent number: 7818707Abstract: Systems, methodologies and technologies for the analysis and transformation of integrated circuit layouts using situations are disclosed. A method for transforming an integrated circuit (IC) layout includes recognizing shapes within the IC layout, identifying features for each of the shapes and extracting situations for the respective features. Extracted situations can be used to improve optical proximity correction (OPC) of the IC layout. This improved OPC includes extracting the situations, simulating the situations to determine a set of the situations identified for modification based on failing to satisfy a desired OPC tolerance level, modifying the set of situations to improve satisfaction of the desired OPC tolerance level, and reintegrating the modified set of situations into the IC layout. Extracted situations can also be used to improve aerial image simulation of the IC layout.Type: GrantFiled: December 12, 2006Date of Patent: October 19, 2010Assignee: Cadence Design Systems, Inc.Inventors: Frank E. Gennari, Ya-Chieh Lai, Matthew W. Moskewicz, Michael C. Lam, Gregory R. McIntyre
-
Patent number: 7814447Abstract: Disclosed is an improved method, system, and computer program product for electronic designs with supplant design rules. According to some embodiments of the invention, the foundry-imposed design rules are replaced by one or more supplant design requirements which define absolute or relative threshold(s) for a design feature characteristic. Some other embodiments of the invention, the foundry-imposed design rules are replaced by one or more supplant design requirements which define one or more ranges of absolute or relative values for a design feature characteristic. Some other embodiments of the invention further provide an EDA tool which takes into account a model for the electronic design, the processing, metrological, lithographic, or imaging processing processes or techniques, and the supplant design requirements to determine whether the features of an electronic design meet the design requirements.Type: GrantFiled: October 2, 2007Date of Patent: October 12, 2010Assignee: Cadence Design Systems, Inc.Inventors: Louis K. Scheffer, David White
-
Patent number: 7810056Abstract: A method and system for implementing context aware synthesis of assertions is disclosed. The method and system for assertion synthesis includes converting an assertion formula to sequence implication form using semantic preserving rewrite rules, performing optimizations on the resulting formula to reduce the number of state-bits in a final FSM (Finite State Machine), and synthesizing the resulting formula to the final FSM using context aware sequence synthesis.Type: GrantFiled: February 27, 2007Date of Patent: October 5, 2010Assignee: Cadence Design Systems, Inc.Inventors: Tarun Garg, Vinaya Kumar Singh
-
Patent number: 7810063Abstract: According to various embodiments of the invention electronic circuit design information can be presented to a designer by determining an electronic circuit comprising at least two gates and by determining a distance of one gate relative to another gate in a stage. A visual indicator for the stage can be calculated based on the distances between at least two gates in the stage. The visual indicator can then be displayed. The visual indicator can be a color and the relative distance can be indicated by brightness, hue or saturation, etc. Alternatively, the visual indicator can be a pattern and the relative distance between at least two gates can be indicated by darkness of the pattern.Type: GrantFiled: February 1, 2007Date of Patent: October 5, 2010Assignee: Cadence Design Systems, Inc.Inventors: Harsh Dev Sharma, Po-chiang Albert Lee, Rajeev Srivastava, Srinivas R. Kommoori, Bharat Bhushan, Mithunjoy Parui
-
Patent number: 7810061Abstract: A method of determining a useful skew for a circuit design includes computing a slack value for each sequential cell in the circuit design, identifying modifiable sequential cells in the circuit design, and computing a target delay for each modifiable sequential cell. One or more sequential cells are discarded based on the slack values. A target slack value for each remaining sequential cell is determined. The remaining cells are sorted based on the target slack values to determine a minimum target slack value, and a delay for each cell is determined based on the minimum target slack value.Type: GrantFiled: December 21, 2004Date of Patent: October 5, 2010Assignee: Cadence Design Systems, Inc.Inventors: Salvatore D. Minonne, Francois Silve, Thomas Menguy, Conor O'Sullivan
-
Patent number: 7805698Abstract: In one embodiment a new method to address configuring a logical design and libraries of design elements with additional information is proposed that may be used to create a physical design from that logical design. Logical designs may be generic, while physical design libraries are normally targeted towards specific technology. Consequently, there can be a mapping from the cells in a logical library to cells which correspond to their implementation in a physical library. In one embodiment, annotations required to map from logical design to physical design may be stored in a separate design view. In one embodiment the user can modify the physical mapping attributes of cells, instances, and occurrences in the logical design and save the modifications back to the physical configuration view.Type: GrantFiled: September 19, 2007Date of Patent: September 28, 2010Assignee: Cadence Design Systems, Inc.Inventors: Kenneth Ferguson, Kenneth Mackie, Gilles S. C. Lamant, Sravasti Gupta Nair
-
Patent number: 7802219Abstract: The various embodiments of the present invention generally relate to systems, methods, and computer program products for placement of at least one cell in a digital integrated circuit layout. A global placement grid of coordinates is formed, where the coordinates represent horizontal and vertical directions. A local placement grid of coordinates is also formed for at least one local region, where the local placement grid of coordinates represent horizontal and vertical directions, and where the at least one local region is adapted to support non-integer multiple height rows. At least one cell is associated with the at least one local region formed, and the cell can be placed in the local placement grid of the local region.Type: GrantFiled: November 30, 2006Date of Patent: September 21, 2010Assignee: Cadence Design Systems, Inc.Inventors: Anurag Tomar, Dave Noice
-
Patent number: 7802222Abstract: Techniques are provided to allow users of Electronic Design Automation (EDA) tools to define constraint template types for efficiently associating constraints with design objects to specify design intent. Processes for creating and validating the constraints are provided by user-defined plug-ins, thereby allowing users to annotate circuit designs with constraints for proprietary layout and fabrication processes without exposing the constraints to tool vendors or competitors. The constraints are re-created from the template types whenever the circuit design is loaded into the EDA tool, so that the constraints are based upon the latest version of the template type. The constraints are also re-created when validation fails. Constraint groups are reusable in different designs, technology nodes, and processes because they automatically expand to provide the specific constraints to achieve a goal.Type: GrantFiled: September 25, 2006Date of Patent: September 21, 2010Assignee: Cadence Design Systems, Inc.Inventor: George B. Arsintescu
-
Patent number: 7801699Abstract: A method for detecting and reporting changes in functional features of a simulation model caused by a software revision is disclosed. In one aspect, the method is independent of simulation model architecture. One performs regression testing with a plurality of feature-specific modules. The feature-specific modules are configured to generate a first set of information with the simulation model and compare the first set of information to a second set of corresponding information from the simulation model. In the above-described testing, the first set of information postdates the software revision and the second set of information predates the software revision.Type: GrantFiled: April 10, 2006Date of Patent: September 21, 2010Assignees: Cadence Design Systems, Inc., Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: James M. Roucis, Robert Chizmadia, Douglas L. Anneser, Martin C. Shipley, Thomas E. Mitchell, Martha Johnson, Andrew M. Weilert
-
Patent number: 7801325Abstract: A method for watermarking a circuit design layout based on frequency or number of geometric structures. The method includes dividing a circuit design layout into a plurality of segments or tiles. Certain segments are selected, and within these selected segments, a router alters the number of geometric structures, such as vias and jogs, of the circuit design layout in the selected segments to form the watermark without relying on a netlist. The number of geometric structures is changed slightly so that a random sampling of segments would not identify the watermark since the variations would not be detectable or would be within acceptable variances, but the watermark would be readily identified if the selected segments are known. The watermark or portions thereof can be used to encode one or more data bits.Type: GrantFiled: June 29, 2006Date of Patent: September 21, 2010Assignee: Cadence Design Systems, Inc.Inventors: Asmus Hetzel, Ivan Q. Peyrot
-
Patent number: 7797648Abstract: A method for generating a test vector for functional verification of circuits includes providing a representation of a circuit, where the representation includes a control logic component and a datapath logic component. The method also includes reading one or more vector generation targets, and performing word-level ATPG justification on the control logic component to obtain a control logic solution. The method further includes extracting one or more arithmetic functions for the datapath logic component based on the control logic solution, and solving the one or more arithmetic functions using a modular constraint solver. The modular constraint solver is based on a modular number system.Type: GrantFiled: June 30, 2006Date of Patent: September 14, 2010Assignee: Cadence Design Systems, Inc.Inventor: Chung-Yang Huang
-
Patent number: 7797649Abstract: Disclosed are methods and systems for specifying an analytical wirelength formulation that is continuous along with its derivative. One approach performs a wirelength estimate in which a continuous formulation is employed to identify and use a bounding box to enclose circuit elements of a net, and in which an attribute of the bounding box may be completely or partially diagonal. Such formulations are used for optimizing the wirelength using numerical approaches.Type: GrantFiled: January 22, 2007Date of Patent: September 14, 2010Assignee: Cadence Design Systems, Inc.Inventors: Hussein Etawil, Krishna Belkhale
-
Patent number: 7797353Abstract: A method and system for enhancing software documentation and help systems. In one embodiment, a virtual library for a selected combination of tools is created. The virtual library is then linked to the tools in the selected combination of tools. In another embodiment, a combination of tools for designing a complex software system is selected from one or more software releases. The one or more software releases comprises a plurality of available tools. The selected combination of tools comprises less than all of the plurality of available tools. Each of the plurality of available tools is associated with one or more documents. Access to only those one or more documents associated with tools in the selected combination of tools is provided.Type: GrantFiled: March 6, 2003Date of Patent: September 14, 2010Assignee: Cadence Design Systems, Inc.Inventor: Gurbir Singh
-
Patent number: 7797659Abstract: For increasing user control and insight into preparing a mixed-signal semiconductor design specification for simulation, there are provided methods responsive to commands that provide control over resolution of disciplines and partitioning of the design into analog and digital portions. In some aspects, the methods provide block-based assignment of disciplines, as well as design partitioning. In other aspects, the methods provide for resolving a discipline to apply in a block from among multiple possible disciplines. In some aspects, error flagging may be available for detecting disciplines different from what provided for assignment in a block. Assignments may be indicated based on instance, cell, terminal, or library names and may be specified with wild cards. In still other aspects, the methods may be embodied by instructions on computer readable media, and in systems comprising general and special purpose computer hardware that may communicate with various storage facilities and over various networks.Type: GrantFiled: January 29, 2007Date of Patent: September 14, 2010Assignee: Cadence Design Systems, Inc.Inventors: Chandrashekar L. Chetput, Abhijeet Kolpekwar, Srinivasan Iyengar
-
Patent number: 7793249Abstract: Automatic bundle filtering is provided to selectively configure a circuit design having a plurality of component terminals for physical implementation. A placement of components is established for a layout of the circuit design, and a plurality of connections to be routed between predetermined terminals of the components are defined for the layout, with a certain plurality of them selectively grouped into at least one candidate bundle. At least one filter is applied to the connections of each candidate bundle for responsive segregation according to a preselected connection discriminant into one or more updated bundle candidates. Each updated bundle candidate is preferably evaluated in accordance with at least one preselected bundling criteria to identify acceptable bundle candidates therefrom. Bundles corresponding to the acceptable bundle candidates are then generated.Type: GrantFiled: November 28, 2006Date of Patent: September 7, 2010Assignee: Cadence Design Systems, Inc.Inventors: Ken Wadland, Greg Horlick, Randall Lawson
-
Patent number: 7792933Abstract: A design verification system for developing electronic systems and methods for manufacturing and using same. The design verification system comprises a plurality of system elements, including at least one physical (or hardware) element and/or at least one virtual (or software) element, which are coupled, and configured to communicate, via a general communication system. Since the system elements may be provided on dissimilar development platforms, each system element is coupled with the communication system via a co-verification interface, which is provided as a layered protocol stack to assure portability and flexibility. Through use of the co-verification interface, the design verification system can be configured to support a wide variety of mixed physical/virtual systems.Type: GrantFiled: July 3, 2003Date of Patent: September 7, 2010Assignee: Cadence Design Systems, Inc.Inventors: Michael R. Butts, Elliot H. Mednick
-
Patent number: 7793254Abstract: Aspects for designing a timing closure of an integrated circuit include instantiating a minimum repeater between at least one block and a corresponding blockage if an interconnect crosses the corresponding blockage and according to a drive of the blockage. The aspects further include instantiating one or more smallest repeaters between at least one pair of connected blocks depending upon a drive of a corresponding interconnect, the instantiation of the smallest repeater being based on pre-determined criteria.Type: GrantFiled: July 18, 2007Date of Patent: September 7, 2010Assignee: Cadence Design Systems, Inc.Inventors: Patrick John Eichenseer, Ricky Lewelling, Ziad Sadi
-
Patent number: 7784016Abstract: A method for generating lithography masks includes generating integrated circuit design data and using context information from the integrated circuit design data to write a mask.Type: GrantFiled: July 23, 2007Date of Patent: August 24, 2010Assignee: Cadence Design Systems, Inc.Inventors: Robert C. Pack, Louis K. Scheffer
-
Patent number: 7784019Abstract: A method for modifying an integrated circuit design layout is presented and can include placing a plurality of target points in the proximity of a polygon representing a portion of the integrated circuit design; modifying the target point placement for some or all of the placed target points; fitting a curve to the target points; and redefining the portion of the integrated circuit as a contour defined by the fitted curve to modify the design layout. In some applications the modified design layout can be used as a target for an optical proximity correction algorithm or for other purposes.Type: GrantFiled: November 1, 2007Date of Patent: August 24, 2010Assignee: Cadence Design Systems, Inc.Inventor: Franz Zach