Patents Assigned to LSI
  • Patent number: 6301304
    Abstract: An inverse quantizer is provided with a reduced bit-width. In one embodiment, the inverse quantizer receives quantized DCT coefficients in sign+magnitude form with 1+11 bits of resolution, and produces reconstructed DCT coefficients with 1+11 bits of resolution. Although this is less than the theoretical minimum bit-width required to represent the entire reconstructed DCT coefficient range [−2048, 2047] mandated by the MPEG standard, certain IDCT implementations will maintain IEEE compliance when the −2048 value is replaced with −2047. (An example of one such implementation is provided in a co-pending application.) This reduces the range to [−2047, 2047]. In one embodiment, the inverse quantizer includes a dead-zone expander, a quantization multiplier, a mismatch controller, and a bit-width reducer. The dead-zone expander receives quantized coefficients with 1+11 bits of resolution, doubles them, and then increases their magnitude by one.
    Type: Grant
    Filed: June 17, 1998
    Date of Patent: October 9, 2001
    Assignee: LSI Logic Corporation
    Inventors: Tai Jing, Surya Varanasi
  • Patent number: 6299723
    Abstract: An anti-airlock apparatus for filters comprises a process bath for processing wafers, a filtration unit incorporating a filter for preliminarily filtering a process solution before said processing and connected to a first deaeration line, and a tank body provided on the primary side or the filtration unit and connected to a second deaeration line, wherein at least said filtration unit and tank body are connected to each other via a pipeline, and a valve of the first deaeration line and a valve of the second deaeration line are separately operated and said first and second deaeration lines are directly connected to the most upstream side of the process solution.
    Type: Grant
    Filed: May 28, 1999
    Date of Patent: October 9, 2001
    Assignee: LSI Logic Corporation
    Inventors: Hideaki Seto, Haruhiko Yamamoto, Nobuyoshi Sato, Kyoko Saito
  • Patent number: 6301176
    Abstract: The circuit generally comprises a bit line, a complementary bit line, a memory cell and a read circuit. The memory cell may be configured to (i) discharge the bit line in response to a memory sense period and (ii) charge the complementary bit line in response to said memory sense period. The read circuit may be configured to (i) precharge the bit line prior to the memory sense period, (ii) discharge the complementary bit line prior to the memory sense period, and (iii) detect when the bit line and the complementary bit line achieve a predetermined voltage separation in response to the memory sense period. The circuit may be used in asynchronous memories.
    Type: Grant
    Filed: December 27, 2000
    Date of Patent: October 9, 2001
    Assignee: LSI Logic Corporation
    Inventor: Jeffrey S. Brown
  • Patent number: 6301428
    Abstract: In accordance with a first embodiment of the invention, a method for editing video is provided. In accordance with the invention, a previously compressed first digital video bit stream is decoded to obtain a decoded digital video signal. In response to statistical values which characterize the previously compressed first digital video bit stream, the decoded digital video signal is re-encoded to form a second digital video bit stream such than an ending fullness of a vbv does not fall below a predetermined threshold. Optionally, an effect may be added to the decoded digital video signal before re-encoding. A second embodiment of the invention is directed to a method for splicing a first compressed digital video bit stream and a second compressed digital video bit stream. The first compressed digital video bit stream has a plurality of entry points.
    Type: Grant
    Filed: December 9, 1997
    Date of Patent: October 9, 2001
    Assignee: LSI Logic Corporation
    Inventor: Elliot N. Linzer
  • Patent number: 6297550
    Abstract: A semiconductor package (100) includes a bondable aluminum heatspreader (130) made from anodized aluminum, thereby forming an anodization layer (132) on the surface of the heatspreader. Portions of the anodization layer are removed, e.g., by grinding, in order to provide an attachment area (124) to which a wire (122) or beam may be bonded in order to electrically connect the heatspreader to a desired voltage potential, such as a ground potential or a positive or negative potential. The heatspreader is thermally bonded to a semiconductor die (102) housed within the package. The anodized aluminum heatspreader thus not only removes and dissipates heat from the semiconductor die, but also functions as a voltage or ground plane within the semiconductor package.
    Type: Grant
    Filed: April 1, 1998
    Date of Patent: October 2, 2001
    Assignee: LSI Logic Corporation
    Inventors: Chok J. Chia, Patrick Variot, Maniam Alagaratnam
  • Patent number: 6297558
    Abstract: The present invention advantageously provides a method for filling a recess with a slurry that exhibits electrical properties similar to those of the structure which has the recess. The topological surface that includes the recess may be placed adjacent to a pad on which the slurry is disposed. The pad may be rotated to force the slurry into the recess. After the slurry is densely packed into the recess, the slurry may be cleaned from the topological surface exclusive of the recess. The slurry may be heated in order to remove the liquid portion of the slurry. The resulting topological surface is planar since a recess no longer exists therein. The technique hereof may be especially usefull for filling a recess that forms in the surface of a plug or in the surface of a fill dielectric disposed within a trench. Such recesses may form as a result of CMP or etchback.
    Type: Grant
    Filed: December 2, 1999
    Date of Patent: October 2, 2001
    Assignee: LSI Logic Corporation
    Inventor: Michael J. Berman
  • Patent number: 6297555
    Abstract: A method of forming titanium nitride barrier layers that are highly conformal, have high step coverage and low resistivity through a two stage deposition process is described. Low temperature deposition of titanium nitride barrier layer provides material of high conformity and good step coverage but of high resistivity. High temperature deposition of titanium nitride barrier layer yields material of low resistivity. Thus, a titanium nitride barrier layer deposited in separate steps at low temperature and high temperature by the method of the present invention is particularly suited for use in modern devices of increasing density that are characterized by narrow and deep contact holes.
    Type: Grant
    Filed: December 22, 1998
    Date of Patent: October 2, 2001
    Assignee: LSI Logic Corporation
    Inventors: Joe W. Zhao, Wei-Jen Hsia, Wilbur G. Catabay
  • Patent number: 6294840
    Abstract: Provided is a two-step, dual-thickness solder mask material on the substrate surface. The material is preferably applied in a series of screenings: A first screening of the solder mask material in the region where the chip will be placed, and a second screening of solder mask surrounding the place on the substrate surface where the die will be placed, normally over the outside edge regions of the substrate surface. The thickness of this first screening of solder mask may be from about 10 to 20 microns, while the thickness of the second screening of solder mask is about conventional thickness for a solder mask, for example from about 30 to 40 microns.
    Type: Grant
    Filed: November 18, 1999
    Date of Patent: September 25, 2001
    Assignee: LSI Logic Corporation
    Inventor: John P. McCormick
  • Patent number: 6294937
    Abstract: 3An optimal delay value, usually the mid-delay in the operational window, for the data signal may be retained as a way of shifting the skew of the clock on all data lines at the same time. That delay value may be stored in a memory and converted to a control voltage for controlling a digitally controlled voltage variable delay to adjust the delay for data in a bus. The digitally controlled voltage variable delay contains a number of individual delay units which are selectively activated by the control voltage from the value stored in memory. A phase locked loop is employed to ensure that variations due to voltage, temperature, and processing are minimized.
    Type: Grant
    Filed: May 25, 1999
    Date of Patent: September 25, 2001
    Assignee: LSI Logic Corporation
    Inventors: Harold S. Crafts, David P. Steele
  • Patent number: 6295636
    Abstract: A method of generating synthesis scripts to synthesize integrated circuit (IC) designs in RTL level description into gate-level description comprising the steps of identifying hardware elements in the RTL code, determining key pins for each of said identified hardware elements, extracting design structure and hierarchy from the RTL code, generating script to cause a logic synthesis tool to apply bottom-up synthesis to modules and sub-modules of the IC design, generating script to cause a logic synthesis tool to apply top-down characterization to modules and sub-modules of the IC design and generating script to cause a logic synthesis tool to repeat said bottom-up and said top-down applications until certain predetermined constraints are satisfied.
    Type: Grant
    Filed: February 20, 1998
    Date of Patent: September 25, 2001
    Assignee: LSI Logic Corporation
    Inventor: Guy Dupenloup
  • Patent number: 6292283
    Abstract: An audio/video device including an infrared transceiver for transmitting and receiving configuration data is described, along with an associated configuration method. The audio/video device includes audio/video circuitry, a control unit, and an infrared transceiver. The audio/video circuitry receives input presentation data (i.e., video and/or audio data) and performs an audio/video operation (e.g., decoding, filtering, amplification, etc.) upon the input presentation data in order to produce output presentation data. The control unit is coupled to and controls the operations of the audio/video circuitry and the infrared transceiver. The infrared transceiver transmits and receives configuration data via infrared signals, wherein received configuration data is used to configure operation of the audio/video circuitry. The infrared transceiver includes an infrared transmitter and an infrared receiver.
    Type: Grant
    Filed: July 17, 1998
    Date of Patent: September 18, 2001
    Assignee: LSI Logic Corporation
    Inventor: Brett J. Grandbois
  • Patent number: 6292931
    Abstract: A method of determining circuit characteristics of an integrated circuit design defined by RTL code, said method comprising the steps of identifying hardware elements in the RTL code, determining key pins for said identified hardware elements, and extracting critical design structure from the RTL code. The hardware elements identified include flipflops, latches, tristate buffers, bidirectional buffers and memories. The critical design structures include design hierarchy and nets, including clock nets, multiply-driven nets, reset nets, and RAM write enable nets.
    Type: Grant
    Filed: February 20, 1998
    Date of Patent: September 18, 2001
    Assignee: LSI Logic Corporation
    Inventor: Guy Dupenloup
  • Patent number: 6292924
    Abstract: Integrated circuit chips (IC's) require proper placement of many cells (groups of circuit components) and complex routing of wires to connect the pins of the cells. Designing of the IC's require meeting real-world constraints such as minimization of the circuit area, minimization of wire length within the circuit, and minimization of the time the IC requires to perform its function, referred to as the IC delay. In order to design circuits to meet a given set of requirements, each signal path of the circuit must be analyzed. Because of the large number of the cells and the complex connections, the number of paths is very large and requires much computing power to analyze. Also, some of the paths are not important for the purposes of the operations of the chip and can be discounted during the analysis process. The present invention discloses a method and apparatus used to avoid analyzing non-important paths, referred to as false paths of a directed timing graph.
    Type: Grant
    Filed: November 5, 1997
    Date of Patent: September 18, 2001
    Assignee: LSI Logic Corporation
    Inventors: Ivan Pavisic, Anatoli A. Bolotov, Alexander E. Andreev, Ranko Scepanovic
  • Patent number: 6292929
    Abstract: A system for determining an affinity associated with relocating a cell located on a surface of a semiconductor chip to a different location on the surface is disclosed herein. Each cell may be part of a cell net containing multiple cells. The system initially defines a bounding box containing all cells in the net which contains the cell. The system then establishes a penalty vector based on the bounding box and borders of a region containing the cell, computes a normalized sum of penalties for all nets having the cell as a member, and calculates the affinity based on the normalized sum of penalties. Also included in the disclosed system are methods and apparatus for capacity and utilization planning of the use of the floor, or the surface area, and the methods and apparatus for parallelizing the process of affinity based placements using multiple processors. Finally, method and apparatus for connecting the cells based on a Steiner Tree method is disclosed.
    Type: Grant
    Filed: November 22, 1999
    Date of Patent: September 18, 2001
    Assignee: LSI Logic Corporation
    Inventors: Ranko Scepanovic, Ivan Pavisic, James S. Koford, Alexander E. Andreev, Edwin Jones
  • Patent number: 6292125
    Abstract: A digital-to-analog converter (“DAC”) and method for digital-to-analog conversion is disclosed. The DAC generally comprises a plurality of analog weights, a weight table adapted to store digital sizes of the plurality of analog weights, and a converter for searching for selected weights from the plurality of analog weights using the digital sizes stored in the weight table and for mapping a binary input to the selected analog weights. The digital sizes of all except for at least two of the analog weights are successively approximated using the assigned sizes of at least two of the analog weights. The method for digital-to-analog conversion, comprising receiving the binary input, searching for selected weights from analog weights using a weight table storing digital sizes of the analog weights, mapping the binary input to the selected weights, and outputting a sum of the selected analog weights.
    Type: Grant
    Filed: September 29, 1999
    Date of Patent: September 18, 2001
    Assignee: LSI Logic Corporation
    Inventor: Cormac S. Conroy
  • Patent number: 6292409
    Abstract: A programmable input/output (I/O) pad internal resistive pull circuit assembly capable of providing programmable chip (SCSI Controller) initialization is disclosed. In an exemplary embodiment, the assembly includes a non-volatile memory cell disposed in said non-volatile memory device. First and second transistor devices are coupled to the non-volatile memory cell. The non-volatile memory cell is capable of being programmed for providing at least one of a pull-up and a pull-down on an associated signal line of the non-volatile memory device thereby furnishing a predetermined reset value to a controller device of the control system.
    Type: Grant
    Filed: December 12, 2000
    Date of Patent: September 18, 2001
    Assignee: LSI Logic Corporation
    Inventor: Paul J. Smith
  • Patent number: 6292522
    Abstract: A phase-locked loop cell includes a voltage-controlled oscillator adapted to produce an oscillating signal. A test input to the phase-locked loop is adapted to cause the voltage-controlled oscillator to generate a test oscillating signal. A frequency decoder is coupled to the output of the voltage controlled oscillator and is adapted to provide a voltage related to the frequency of the test oscillating signal.
    Type: Grant
    Filed: November 13, 1997
    Date of Patent: September 18, 2001
    Assignee: LSI Logic Corporation
    Inventors: Edward Jewjing Jeng, Benedict Man-Fui Lok
  • Patent number: 6292224
    Abstract: An improved method for generating an NTSC compatible color television video signal having a main carrier signal and a color subcarrier signal 3,579,545 Hz above the main carrier signal. The main carrier signal is modulated by a luminance signal, while the color subcarrier is modulated in quadrature with color difference signals. The luminance and color difference signals provide 525 scan lines of picture frame information at a rate of 29.97 frames per second so that the color subcarrier has 227.5 cycles for each scan line, resulting in 119,437.5 color subcarrier cycles per frame. The additional half cycle causes a subcarrier phase inversion from frame to frame, which produces undesirable dot-crawl. The improvement comprises incrementing the phase of the color subcarrier by a fixed increment at a number of predetermined intervals in each picture frame, to produce a total phase shift which prevents the phase inversion. The total phase shift is an odd-half-multiple of a color subcarrier cycle.
    Type: Grant
    Filed: May 16, 1997
    Date of Patent: September 18, 2001
    Assignee: LSI Logic Corporation
    Inventor: Brian K. Ogilvie
  • Patent number: 6292855
    Abstract: A set of registers are provided for a protocol engine driving I/O transactions requested by a host. A fixed set of defined data elements are determined for the protocol under which the I/O transaction is to be performed. Each register maps to a data structure base address or to a different data element offset or byte count. During initialization, the registers are programmed by an operating system device driver with offsets from a base address and byte counts for each data element within the defined set as those data elements are found within an operating system specific data structure for the I/O transaction, although data elements having a fixed size for each operating system may not require the byte count to be specified. For each I/O transaction requested, the base address in the host memory of the operating system specific data structure is programmed by the device driver into a register.
    Type: Grant
    Filed: December 18, 1998
    Date of Patent: September 18, 2001
    Assignee: LSI Logic Corporation
    Inventors: Russell A. Johnson, Andrew C. Brown, Stephen B. Johnson
  • Patent number: 6289053
    Abstract: A system and method for performing motion compensation in an MPEG video decoder. The system comprises a horizontal half pixel compensation arrangement including multiple adders and multiplexers which perform horizontal half pixel compensation using an addition function, a division function, and a modulo function on pixel data. The system also includes a register bank which provides the ability to store an array of reference data when vertical half pixel compensation is required. The system also includes a verical half pixel compensation arrangement, which also includes multiple adders and multiplexers which perform vertical half pixel compensation using an addition function, a division function, and a modulo function on pixel data. Reference data and odd pixel data is transferred into and within the system in a predetermined arrangement. Reference and odd pel data may comprise either luma or chroma data.
    Type: Grant
    Filed: July 31, 1997
    Date of Patent: September 11, 2001
    Assignee: LSI Logic Corporation
    Inventors: Surya P. Varanasi, Satish Soman