Patents Assigned to NXP
-
Patent number: 8638701Abstract: Embodiments of the present invention provide a method of reducing power consumption in a wireless network device, comprising determining a duration prior to a beacon being received by the device; comparing the duration against a predetermined value; and adjusting a duration of a sleep period in response to the comparison.Type: GrantFiled: September 26, 2008Date of Patent: January 28, 2014Assignee: NXP, B.V.Inventors: Scott Christopher Nichols, Adrian Philip Viliers Ward, Robert Cragie
-
Patent number: 8639854Abstract: A method of negotiating a proper communication protocol between a reader device (10) and a data carrier (20) is disclosed. In a first step, when the data carrier (20) is inserted into the reader device (10) at a first point in time (t1), the data carrier (20) provides information to the reader device (10), which communication protocols are supported by the data carrier (20), by means of a binary value (BV). In a next step, the reader device (10) chooses/sets one of the possible communication protocols according to its own capability. This choice is provided to the data carrier (20) by applying a clock signal (CLK) of a certain frequency (f), which is associated with the chosen/set communication protocol, to an input contact (C3) of the data carrier (20) at a second point in time (t2). Finally, the data carrier (20) sets the chosen communication protocol received from the reader device (10), thereby finalizing the negotiation sequence.Type: GrantFiled: February 6, 2007Date of Patent: January 28, 2014Assignee: NXP B.V.Inventor: Jürgen Schroeder
-
Publication number: 20140021941Abstract: A magnetic field sensor assembly for measuring an angular direction of a sensed magnetic field relative to the assembly is disclosed. The sensor assembly includes a sensor of a first type configured to sense an orientation of the sensed magnetic field, a sensor of a second type configured to measure an orientation and a direction of the sensed magnetic field and processing circuitry connected to each of the magnetic field sensors. The processing circuitry being configured to process output signals from the sensor of the first type to determine an uncorrected sensed magnetic field angle and to apply an offset angle to the uncorrected magnetic field angle dependent on a logical combination of signs of output signals from the sensors of the first and second types.Type: ApplicationFiled: August 26, 2013Publication date: January 23, 2014Applicant: NXP B.V.Inventors: Robert Hendrikus Margaretha VAN VELDHOVEN, Jacobus Josephus Maria RUIGROK, Joerg STEGELMANN
-
Patent number: 8633750Abstract: The present invention relates to a delay control circuit and a method of controlling delay of an output signal generating based on an input signal, wherein a plurality of delayed replicas of a reference signal are generated with dedicated time delays with respect to the reference signal and are sampled at a predetermined timing defined by the input signal. One of the delayed replicas is selected based on the output of the sampling means, and the output signal is generated based on the selected replica. Thereby, a predetermined phase relationship can be generated even in cases where no strict phase relation is given between data and reference signal.Type: GrantFiled: September 5, 2005Date of Patent: January 21, 2014Assignee: NXP B.V.Inventor: Bernardus M. Kup
-
Patent number: 8635414Abstract: System and method for allocating memory resources are disclosed. The system utilizes a bus system coupled to a plurality of requestors and a plurality of memory systems coupled to the bus system. Each memory system includes a memory component and a memory management module including a value that represents access rights to the memory component. The memory management module is configured to receive an access request from a first requestor of the plurality of requestors and to grant access to the memory component only if the value indicates that the first requestor has access rights to the memory component. The memory management module is configurable to change the value to give the access rights to the memory component to a second requestor of the plurality of requestors.Type: GrantFiled: June 24, 2011Date of Patent: January 21, 2014Assignee: NXP B.V.Inventors: Adam Fuks, Jurgen Holger Titus Geerlings
-
Patent number: 8634492Abstract: A method and apparatus for transmitting and receiving high-bandwidth OFDM signals, while limiting the complexity of the OFDM signal processing is described. Bandwidth expansion is achieved by repetition of whole OFDM symbols with the polarity of repetitions determined by a long PN code. This technique ensures a perfectly white spectrum. Use of zero-suffix OFDM symbols allows a large tolerance to multipath channels, even while maintaining a single, low-rate RAKE finger for despreading in the receiver.Type: GrantFiled: May 20, 2005Date of Patent: January 21, 2014Assignee: NXP, B.V.Inventor: Charles Razzell
-
Patent number: 8635452Abstract: In a method for generating a cipher-based message authentication code, a state array (25) comprised of rows (31-34) of bytes (S?0-S?15) and columns (41-44) of bytes (S?0-S?15) based on a message to be transmitted is generated. The cipher-based message authentication code is generated by retaining the bytes (29, 30) of at least one row (32, 34) of the state array (25).Type: GrantFiled: August 12, 2009Date of Patent: January 21, 2014Assignee: NXP B.V.Inventors: Bruce Murray, Mathias Wagner
-
Patent number: 8633846Abstract: An apparatus implements analog-to-digital conversion with released requirement on the reference settling errors and improved immunity to the noise originated from the power supply, ground and the positive and negative references. It includes a comparator comparing the specified reference levels with the analog input, multi DAC sub-circuits with separate non-binary search schemes applied to and a digital control logic controlling the reference search process. No cross-talk occurs among the different non-binary search algorithms. Each redundancy scheme is localized in a respective DAC sub-circuit and covers the reference levels only in the current DAC. The non-binary search algorithms are fulfilled in the digital domain and trade the non-binary search step sizes with the number of the search steps to introduce redundancy to the reference levels.Type: GrantFiled: January 31, 2012Date of Patent: January 21, 2014Assignee: NXP B.V.Inventors: Qiong Wu, Kevin Mahooti, Qinghai Hu
-
Patent number: 8634445Abstract: In a wireless communications system, such as a multiband Ultra Wideband communications system, data is transmitted by means of the phases of pulses in multiple frequency bands. A signal is transmitted with a predetermined phase in at least one of the frequency bands for at least a part of the time, and can be used to allow accurate detection of the phases of the signals transmitted in the other frequency bands. One of the frequency bands can be designated as a reference band, and pulses can be transmitted with constant phase in the reference band. More generally, pulses can be transmitted in the other frequency bands with phases which have a known relationship with the phases of the pulses in the reference band.Type: GrantFiled: April 25, 2005Date of Patent: January 21, 2014Assignee: NXP B.V.Inventors: Derk Reefman, Raf L. J. Roovers
-
Publication number: 20140018017Abstract: An NFC device for contactless communication comprises transmitter means being adapted to generate an electromagnetic carrier signal and to modulate the carrier signal according to transmitting data, and an antenna having an inductor, which antenna is connected to and driven by the transmitter means with the modulated carrier signal. AC coupling capacitors are coupled to the inductor of the antenna, wherein the AC coupling capacitors are further connected to inputs of switches. The outputs of these switches can be switched between ground potential and inputs of rectifier means. The outputs of the rectifying means are fed to power supply rails of the NFC device.Type: ApplicationFiled: September 16, 2013Publication date: January 16, 2014Applicant: NXP B.V.Inventor: Erich Merlin
-
Patent number: 8629495Abstract: The invention relates to a field-effect transistor having a higher efficiency than the known field-effect transistors, in particular at higher operating frequencies. This is achieved by electrically connecting sources of a plurality of main current paths by means of a strap line (SL) being inductively coupled to a gate line (Gtl) and/or a drain line (Drnl) for forming an additional RF-return current path parallel to the RF-return current path in a semiconductor body (SB). The invention further relates to a field-effect transistor package, a power amplifier, a multi-stage power amplifier and a base station comprising such a field-effect transistor.Type: GrantFiled: April 15, 2009Date of Patent: January 14, 2014Assignee: NXP, B.V.Inventor: Lukas Frederik Tiemeijer
-
Patent number: 8627726Abstract: A pressure/vacuum sensor and method, comprising: driving a MEMS piezoresistive resonator (8) into resonant vibration, applying Joule heating to the resonator (8); and sensing a variable parameter that varies in response to the tendency of the resonant frequency (fo) to depend upon the temperature of the resonator (8), the temperature thereof depending upon the pressure. The variable parameter may be the resonant frequency of the resonator (8), or a change therein, or may be derived from a feedback loop, being for example a time integrated feedback signal (82) or a reading (94) of the sense current (22), the loop keeping the resonant frequency constant in opposition to the above mentioned tendency. A reference MEMS capacitive resonator (62) may be located in the vicinity of the resonator (8) for compensating purposes.Type: GrantFiled: June 4, 2008Date of Patent: January 14, 2014Assignee: NXP, B.V.Inventors: Kim Phan Le, Jozef T. M. Van Beek
-
Patent number: 8630074Abstract: A triac circuit comprises a triac having first and second main terminals (MT1,MT2) and a gate terminal and a thyristor connected between one of the main terminals (MT1,MT2) and a control terminal of the triac circuit. The thyristor is used to prevent turn on of the triac when it has turned on by temperature induced leakage currents.Type: GrantFiled: March 29, 2012Date of Patent: January 14, 2014Assignee: NXP, B.V.Inventors: Nicholas John Ham, Ed Huang, Jianfeng Zhang, Andrew Mark Warwick, Andrew Butler, Minghaoi Jin
-
Patent number: 8629731Abstract: A MEMS circuit comprises a MEMS device arrangement with temperature dependent output; a resistive heating circuit; and a feedback control system for controlling the resistive heating circuit to provide heating in order to maintain a MEMS device at a constant temperature. The heating is controlled in dependence on the ambient temperature, such that a MEMS device temperature is maintained at one of a plurality of temperatures in dependence on the ambient temperature. This provides power savings because the temperature to which the MEMS device is heated can be kept within a smaller margin of the ambient temperature.Type: GrantFiled: November 10, 2009Date of Patent: January 14, 2014Assignee: NXP, B.V.Inventors: Jan Jacob Koning, Jozef Thomas Martinus Van Beek
-
Patent number: 8631218Abstract: In order to further develop a method of and a system (100) for controlling the programming of, in particular the erase/write access to, a memory device (10) comprising multiple memory cells (20, 22), said memory cells (20, 22) being exposed to wear resulting from repeated programming, in such way that an increased lifetime of the memory device (10), in particular on an integrated circuit, is provided even under exceptional stress of the memory device (10), it is proposed to provide—at least one quality measuring/determining means (40, 42) being assigned to each memory cell (20, 22) in order to measure and/or to determine the quality of the respective memory cell (20, 22), in particular in order to measure and/or to determine the prospective endurance specified according to a number of change cycles which the respective memory cell (20, 22) can endure within a performance tolerance, and—at least one control means (50), in particular by at least one access load distributor, —being coupled to each quality measurType: GrantFiled: May 26, 2009Date of Patent: January 14, 2014Assignee: NXP, B.V.Inventor: Lutz Pape
-
Patent number: 8630170Abstract: A software-defined radio system processes radio signals on multiple radios according to a task scheduling method. The scheduling method includes assigning a priority value to each received radio packet, the assigned priority value reflective of preset radio preferences and risk of radio packet loss, and determining a processing execution order for the received radio packets according to earliest associated processing deadline. If there is sufficient time to process each of the radio packets in the processing execution order ahead of their associated processing deadlines, the radio packet are so processed. Otherwise, the radio packet having the lowest priority is abandoned, the radio packets are re-ordered, and time sufficiency is re-checked.Type: GrantFiled: February 26, 2009Date of Patent: January 14, 2014Assignee: NXP, B.V.Inventors: Liangliang Hu, Yanmeng Sun
-
Patent number: 8629692Abstract: State definition and retention circuits are described. In one embodiment, a circuit includes two cross-connected PMOS transistors, first, second, and third NMOS transistors coupled to the PMOS transistors, an inverter circuit, and an output transistor connected to the PMOS transistors and to an output terminal of the circuit. The second NMOS transistor is connected to an input terminal of the circuit. A drain terminal and a gate terminal of the third NMOS transistor are connected to gate terminals of the PMOS transistors. The inverter circuit is coupled to the first and second NMOS transistors and to the input terminal. The inverter circuit is connected between a first power supply and a first base voltage. The PMOS transistors, the NMOS transistors, and the output transistor are connected between a second power supply and a second base voltage. Other embodiments are also described.Type: GrantFiled: June 28, 2012Date of Patent: January 14, 2014Assignee: NXP, B.V.Inventors: Jayarama Ubaradka, Dharmaray M. Nedalgi
-
Patent number: 8629647Abstract: A battery charger, or charge controller, for a photovoltaic system is disclosed, comprising a maximum power point tracker (MPPT) circuit, which may be bypassed by means of a bypass circuit. The bypass circuit may be a simple electrical wire or link. The battery charger is operable to track the maximum power of a photogenerator by means of the MPPT, or to bypass the MPPT and disable it, in dependence on whether the power loss which results from the MPPT would be greater than the power saving achieved by tracking the maximum power point of the photogenerator. Also disclosed is a control unit for use in such a battery charger, and a method for controlling such a battery charger.Type: GrantFiled: July 29, 2010Date of Patent: January 14, 2014Assignee: NXP, B.V.Inventors: Dattatreya Bhat, Mukesh Nair, Nagavolu Srinivasa Murty, Vasu Poojary
-
Patent number: 8628018Abstract: Radio frequency communications are effected. In accordance with one or more embodiments, a radio frequency communication circuit includes an antenna having a conductor and a semiconductor chip having a lower substrate surface coupled with the conductor to pass data carried by radio frequency signals to a radio frequency communication circuit in an active layer on an upper surface of the substrate. Accordingly, communications are facilitated via the substrate and can alleviate the need to use through-substrate connectors and further facilitate placement of the chip on the antenna.Type: GrantFiled: April 17, 2012Date of Patent: January 14, 2014Assignee: NXP, B.V.Inventors: Christian Zenz, Franz Amtmann, Roland Brandl
-
Publication number: 20140009001Abstract: Various aspects of the present disclosure are directed toward methods and apparatus that include a lead frame with a fixed external pin pitch. A differential signal path is provided that is characterized by bond-pad pitch range, wire length and wire diameter. The differential signal path carries signals in a frequency range between 5 GHz and 16.1 GHz with less than about 25 dB differential return loss (DDRL). Further, the signals are processed at a signal-processing node that is electrically coupled to the differential signal path by using the differential signal path to carry signals in a frequency range between 5 GHz and about 16.1 GHz.Type: ApplicationFiled: March 14, 2013Publication date: January 9, 2014Applicant: NXP B.V.Inventors: Wayne A. Nunn, Joe E. Schulze, Jim R. Spehar