Patents Assigned to Renesas Electronics Corporation
-
Patent number: 11899564Abstract: A debug apparatus for performing allocation of target programs in which temperature is uniformized is provided. The debug apparatus receives temperature data measured by temperature sensors from a semiconductor device. The debug apparatus determines, as an analysis result of the temperature data, a CPU where the number of target programs executed is to be decreased and a CPU where the number of target programs executed is to be increased. The debug apparatus changes allocation of the target programs executed by a plurality of CPUs in the semiconductor device based on the analysis result of the temperature data.Type: GrantFiled: May 19, 2022Date of Patent: February 13, 2024Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Tomoyoshi Ujii, Yuki Mori, Kazunori Ochiai
-
Patent number: 11901288Abstract: A semiconductor device includes a semiconductor substrate, a semiconductor element, and a multilayer wiring. The semiconductor element is formed on the semiconductor substrate. The multilayer wiring includes a wiring electrically connected with the semiconductor element, and a first inductor. The multilayer wiring is formed on the semiconductor substrate such that the multilayer wiring covers the semiconductor element. The first inductor is formed such that the first inductor electrically isolated from the wiring and is magnetically connected with the wiring.Type: GrantFiled: July 9, 2020Date of Patent: February 13, 2024Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Tetsuya Iida, Yasutaka Nakashiba, Shinichi Uchida
-
Patent number: 11901298Abstract: A semiconductor device has a semiconductor chip having a plurality of pads and wires electrically connected to the plurality of pads, respectively. The plurality of pads includes a plurality of first pads which is electrically connected to a circuit included in the semiconductor chip and to which first wires are bonded and a second pad which is an electrode pad for wire connection test and to which a second wire is bonded.Type: GrantFiled: November 5, 2021Date of Patent: February 13, 2024Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Kenji Ikura
-
SEMICONDUCTOR DEVICE, BATTERY PACK, METHOD OF CONTROLLING SEMICONDUCTOR DEVICE, AND CONTROL PROGRAMS
Publication number: 20240044990Abstract: A semiconductor device, a battery pack, a method of controlling the semiconductor device, and a control program capable of accurately measuring a remaining capacity of a battery is provided. The semiconductor device includes: a current measurement circuit configured to measure a current value of a first current supplied from a battery to the semiconductor device that is a host device and a current value of a second current supplied from the battery to a load; and a computing circuit configured to calculate the remaining capacity of the battery, based on an accumulation value of the first current and an accumulation value of the second current in a period from start of discharging to end of discharging in the battery.Type: ApplicationFiled: July 26, 2023Publication date: February 8, 2024Applicant: Renesas Electronics CorporationInventor: Gen NAGASHIMA -
Publication number: 20240039756Abstract: A CAN communication controller and a method of operating a CAN communication controller are disclosed. The CAN communication controller is for transmitting first and second types of frames wherein the first type of frame is used to transmit event-triggered communication data and the second type of frame is used to transmit best effort traffic data, the CAN communication controller configured, in response to transmitting a frame of the second type having a given identifier, to delay arbitration of a following frame of the second type having the given identifier, and not to delay arbitration of a frame of the first type.Type: ApplicationFiled: July 31, 2023Publication date: February 1, 2024Applicant: Renesas Electronics CorporationInventors: Christian MARDMÖLLER, Tobias BELITZ
-
Publication number: 20240039492Abstract: A differential amplifier includes a first differential amplifier circuit as a first stage, a second differential amplifier circuit having a common mode feedback circuit in a second stage, and a feedback differential circuit configured to multiply a differential signal between a differential output of the first differential amplifier circuit and a differential input of the second differential amplifier circuit by a magnitude of a differential output of the common mode feedback circuit.Type: ApplicationFiled: July 26, 2023Publication date: February 1, 2024Applicant: Renesas Electronics CorporationInventor: Nobuyuki MORIKOSHI
-
Patent number: 11887935Abstract: A method for manufacturing a semiconductor device includes forming semiconductor devices from a semiconductor wafer and identifying a position of the semiconductor device in the semiconductor wafer, wherein the forming the semiconductor devices includes forming a first repeating pattern including i semiconductor devices each having a unique pattern, forming a second repeating pattern including j semiconductor devices each having a unique pattern, defining semiconductor devices on the semiconductor wafer such that each of the k semiconductor devices has a unique pattern based on the first and second repeating patterns, and grinding a backside of the semiconductor wafer, wherein each unique pattern of the k semiconductor devices is composed of a combination of the unique patterns of the first and second repeating patterns, wherein the position of the semiconductor device is identified based on the unique patterns of the first and second repeating patterns and an angle of a grinding mark.Type: GrantFiled: June 11, 2021Date of Patent: January 30, 2024Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Takehiro Ueda
-
Patent number: 11886271Abstract: A semiconductor device which is a processor includes a plurality of first power supply regions in each of which a functional module having a predetermined function is arranged and to which a power supply voltage is individually supplied, a setting unit configured to specify an order of supplying the power supply voltage in the plurality of first power supply regions, and a power controller configured to supply the power supply voltage to the plurality of first power supply regions in accordance with the order specified by the setting unit.Type: GrantFiled: May 6, 2022Date of Patent: January 30, 2024Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Takayoshi Shiraishi, Tomohiro Katayama
-
Patent number: 11882697Abstract: A non-volatile semiconductor memory and three or more types of transistors are provided. A thickness of a first gate oxide film of a first transistor is larger than that of a second gate oxide film of a second transistor, and is smaller than that of a third gate oxide film of a third transistor. In a first transistor region, a first silicon oxide film is formed on a surface of a semiconductor substrate, and second and third silicon oxide films are formed on the first silicon oxide film. By removing the second and third silicon oxide films and a part of an upper layer of the first silicon oxide film, the first gate oxide film is formed from the first silicon oxide film.Type: GrantFiled: March 17, 2022Date of Patent: January 23, 2024Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Shu Shimizu
-
Patent number: 11880718Abstract: Example implementations includes a method of partitioning a non-transitory memory device by detecting a boot state of a processing device including a non-transitory memory device, identifying a startup state of the processing device based on the boot state, and partitioning the memory device into at least one secure address region, in accordance with a determination that the startup state satisfies an operating state condition. Example implementations also include a method of generating a secure partition associated with a non-transitory memory device by identifying a target processing instruction restricted to execution at a secure subsystem of a processing device, assigning to the target processing instruction a secure address, associating the secure address with a secure address region of a non-transitory memory device of the processing device, and generating a secure partition table including the secure address.Type: GrantFiled: September 15, 2020Date of Patent: January 23, 2024Assignee: Renesas Electronics CorporationInventors: David Noverraz, Paul Bell, Kennedy Ho
-
Patent number: 11881806Abstract: A resolver converter includes a tracking loop circuit that calculates an angle ? from a resolver output signal, a control and diagnosis circuit that controls the tracking loop circuit and diagnoses based on the resolver output signal, wherein the control and diagnosis circuit, by operating the tracking loop circuit as a direct digital synthesizer (DDS), synchronously detects a noise signal superimposed on the resolver output signal.Type: GrantFiled: March 22, 2021Date of Patent: January 23, 2024Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Takashi Umamichi
-
Publication number: 20240022211Abstract: A semiconductor device includes a crystal oscillator circuit, a first noise application circuit, and a second noise application circuit. The first noise application circuit is connected to the crystal oscillator circuit and is configured to drive a crystal resonator by selectively applying initial noises of opposite phases to a first external terminal and a second external terminal. The second noise application circuit applies a second noise to the first external terminal by amplifying a signal at the first external terminal and returning the amplified signal to the first external terminal, thereby driving an oscillation amplifier and a crystal resonator of the crystal oscillator circuit and shortening a start-up time of the crystal oscillator circuit.Type: ApplicationFiled: June 28, 2023Publication date: January 18, 2024Applicant: Renesas Electronics CorporationInventor: Soshiro NISHIOKA
-
Patent number: 11876879Abstract: A message handler is described. The message handler is configured, in response to receiving a data package which is formatted according to a given communications protocol, such as CAN or Ethernet, and which comprises package-directing data and payload data, to generate package having a predetermined data format, for example a layer-2 or layer-3 package, which comprises a header and payload data. The header comprises an address generated in dependence upon the package-directing data and wherein the payload comprises the data package. The package having a predetermined data format may be an IEEE 1722 frame.Type: GrantFiled: April 28, 2021Date of Patent: January 16, 2024Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Christian Mardmoeller, Dnyaneshwar Kulkarni, Thorsten Hoffleit
-
Patent number: 11876127Abstract: An IGBT capable of handling high-speed switching while reducing a leakage current of a semiconductor device including the IGBT is provided. The semiconductor device according to one embodiment includes an IGBT including a p-type collector layer on a back surface of a silicon substrate and a dislocation suppressing layer for forming a hetero junction with silicon in the p-type collector layer. The dislocation suppressing layer includes a silicon germanium (SiGe) layer.Type: GrantFiled: August 18, 2021Date of Patent: January 16, 2024Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Tomohiro Imai, Yoshito Nakazawa, Katsumi Eikyu
-
Patent number: 11868277Abstract: The data processing apparatus includes a memory protection setting storage unit capable of storing a plurality of address sections as memory protection setting targets, a plurality of first determination units provided for each of the address sections stored in the memory protection setting storage unit and provisionally determining whether or not an access request is permitted based on whether or not an access destination address specified by the access request corresponds to the address section acquired from the memory protection setting storage unit, and a second determination unit finally determining whether or not the access request is permitted based on the classification information and the results of provisional determinations by the first determination unit.Type: GrantFiled: December 22, 2021Date of Patent: January 9, 2024Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Yasuhiro Sugita
-
Patent number: 11868654Abstract: A semiconductor device includes: a nonvolatile memory cell including first memory cells and second memory cells; a bit latch; and a saved register. In a first writing operation, first writing data are stored in the bit latch and the saved register, and writing to the first memory cells is executed based on the first writing data. During the first writing operation, the first writing operation is interrupted based on a suspension command, and a second writing operation is executed. In the second writing operation, second writing data are stored in the bit latch, and writing to the second memory cells is executed based on the second writing data. After the second writing operation is ended, the first writing data is reset to the bit latch based on a resume command, and the interrupted first writing operation is restarted based on the first writing data reset to the bit latch.Type: GrantFiled: May 12, 2021Date of Patent: January 9, 2024Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Takanori Moriyasu, Kazuo Yoshihara, Takayuki Nishiyama
-
Patent number: 11860225Abstract: A test apparatus includes a test board, a unit, and a probe pin housed in the unit. First and second tip portions of the probe pin have the same shape as each other. A first external terminal of a first semiconductor package is brought into contact with the first tip portion of the probe pin and the second tip portion thereof is brought into contact with the terminal of the test board, thereby performing an electrical test of the first semiconductor package. Then, the unit is turned upside down and rearranged in the test apparatus. Thereafter, a second external terminal of a second semiconductor package is brought into contact with the second tip portion of the probe pin and the first tip portion thereof is brought into contact with the terminal of the test board, thereby performing an electrical test of the second semiconductor package.Type: GrantFiled: February 23, 2022Date of Patent: January 2, 2024Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Fukumi Unokuchi, Toshitsugu Ishii
-
Publication number: 20230412169Abstract: A first P-type transistor and a second P-type transistor are connected in series between a power supply terminal and an output terminal. A first N-type transistor and a second N-type transistor are connected between a ground terminal and a power supply terminal. The second N-type transistor and the second P-type transistor are complementarily turned on and off in accordance with an input signal. A gate voltage control circuit changes at least one of the gate voltage of the P-type transistor whose drain is electrically connected to the output terminal and the gate voltage of the N-type transistor by following the output voltage VOUT of the output terminal while keeping the P-type transistor or the N-type transistor on-states.Type: ApplicationFiled: June 8, 2023Publication date: December 21, 2023Applicant: Renesas Electronics CorporationInventor: Koji TAKAYANAGI
-
Patent number: 11847078Abstract: The master interface generates copy data by copying the first data, and generates an error detection code based on the copy data. The protocol conversion unit generates the second data by converting the first data from the first protocol to the second protocol. The slave interface detects errors in the copy data based on the error detection code. The slave interface also generates the first verification data by performing a conversion from one of the first protocol or the second protocol to the other for one of the second data or copy data. In addition, the slave interface compares the second verification data with the first verification data, using the other of the second data or copy as the second verification data.Type: GrantFiled: January 11, 2023Date of Patent: December 19, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Sho Yamanaka, Toshiyuki Hiraki
-
Patent number: 11845387Abstract: A semiconductor device includes an operation resource which performs a plurality of ECU functions, a peripheral resource which is shared by the plurality of ECU functions and a control mechanism which controls a period in which one of the ECU functions uses the peripheral resource. The control mechanism calculates, based on a budget value which is given in advance and is a performance allocation, a use prohibition period in which the one of the ECU functions is prohibited from using the peripheral resource within the predetermined unit time.Type: GrantFiled: May 16, 2022Date of Patent: December 19, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Masayuki Daito