Patents Assigned to SanDisk Technologies Inc.
-
Patent number: 12347663Abstract: An etching method includes etching a material in an etch chamber by alternating normal-flow etch steps and reduced-flow etch steps, where an etchant gas is provided at a normal flow rate into the etch chamber during the normal-flow etch steps, and the etchant gas is provided at a reduced flow rate lower than the normal flow rate into the etch chamber during the reduced-flow etch steps, obtaining optical emission spectroscopy (OES) data during the reduced-flow etch steps, determining an end point for the etching based on the obtained OES data, and ending the etching at the determined end point.Type: GrantFiled: September 12, 2022Date of Patent: July 1, 2025Assignee: Sandisk Technologies, Inc.Inventor: Shoichi Murakami
-
Patent number: 12346261Abstract: The present disclosure generally relates to improved optimization of a cache lookup operation by structuring the write cache buffers differently using a link-list. Rather than executing a read command first and then executing a write command only after the read command is executed, this disclosure suggests reordering the command executions. A device waits before executing the read command giving the opportunity to obtain the overlap write command. The device then reorders the command execution and executes first the write command and then executes the read command by accessing the write cache instead of the NAND. When two write commands need to be executed consecutively, the link-list operation is used. The controller finds the relevant buffer in the cache that is needed and overwrites the buffer with the new data. The new data is then written to the cache without accessing the cache multiple times.Type: GrantFiled: July 17, 2023Date of Patent: July 1, 2025Assignee: Sandisk Technologies, Inc.Inventors: Shay Benisty, Judah Gamliel Hahn
-
Patent number: 12342458Abstract: A lead finger has a v-shaped contact point and a u-shaped profile. The u-shaped profile includes a portion that is disposed below a top surface of a PCB. The v-shaped contact point aids in guiding a host connector clip to an ideal location of the lead finger, where the ideal location may allow for more contact surface area and better contact to the host connector clip. The u-shaped profile may reduce impact force of the host connector clip to the lead finger.Type: GrantFiled: May 12, 2022Date of Patent: June 24, 2025Assignee: Sandisk Technologies, Inc.Inventors: Uthayarajan A/L Rasalingam, Muhammad Afif Bin Abu Hussein
-
Publication number: 20250200390Abstract: A Data Storage Device (DSD) receives weights for a plurality of layers of a neural network with layer information associating the weights with one or more layers. The received weights are stored in at least one Non-Volatile Memory (NVM) of the DSD using different storage characteristics based at least in part on the received layer information. The different storage characteristics include at least one of different storage locations, different storage techniques, and different storage maintenance settings. In another aspect, a first group of weights is requested by a host device for processing one or more first layers. The first group of weights is received by the host device and loaded into at least one memory of the host device. A second group of weights is requested from the DSD for processing one or more additional layers of the neural network before computations complete for the one or more first layers.Type: ApplicationFiled: December 13, 2023Publication date: June 19, 2025Applicant: Sandisk Technologies, Inc.Inventors: Ramanathan Muthiah, Alexander Bazarsky, Ariel Navon, Eran Sharon
-
Patent number: 12334160Abstract: An apparatus is provided that includes a control circuit coupled to a plurality of non-volatile memory cells disposed in a plurality of planes. The control circuit is configured to concurrently erase a block of memory cells in each of the plurality of planes, determine that the concurrent erase failed, disconnect a first one of the planes from the plurality of planes to form first remaining planes, and concurrently erase a block of memory cells in each of the first remaining planes.Type: GrantFiled: July 19, 2023Date of Patent: June 17, 2025Assignee: Sandisk Technologies, Inc.Inventors: Parth Amin, Anubhav Khandelwal, Deepanshu Dutta
-
Patent number: 12333177Abstract: Devices and techniques are disclosed wherein a data storage device (DSD) generates ranking information corresponding to user data stored at a non-volatile memory of the DSD. The ranking information can be used by the DSD to form a frequently used files list, which can be read by a host system upon initialization with the host system and displayed to a user at the host system.Type: GrantFiled: July 28, 2023Date of Patent: June 17, 2025Assignee: Sandisk Technologies, Inc.Inventors: Rohith Radhakrishnan, Alvin Gomez
-
Patent number: 12333167Abstract: A data storage device is enabled to independently self-format, without requiring a connected host device during the active formatting process. The storage device includes a data interface configured to receive power from the host device or a wall charger, non-volatile storage media, and control circuitry. The control circuitry is configured to receive first power from the host device, receive instructions from the host device to perform a format operation, save the instructions to perform the format operation, and cease receiving the first power from the host device. The control circuitry is further configured to receive second power from the wall charger and, in response to retrieving the saved instructions, initiate the format operation on the non-volatile storage media.Type: GrantFiled: August 8, 2023Date of Patent: June 17, 2025Assignee: Sandisk Technologies, Inc.Inventor: Prajual Puthamparambil Jayaraj
-
Patent number: 12333420Abstract: Various embodiments of this disclosure are directed to a mixed digital and analog domain approach to computational storage or memory applications. The mixed approach enables certain compute operations to be advantageously performed in the analog domain, achieving power saving. In some embodiments, an analog compute core is implemented based on a first set of memory elements that are made available with a second set of memory elements for digital data storage. A controller coupled to both sets of memory elements is able to selectively direct computational tasks to either the analog compute core or a digital processor coupled with the controller, based on one or more parameters including power, precision, and workload. In certain embodiments involving neural network tasks, the controller is configured to route certain tasks to the analog compute core based on neural network based factors such as network layer positioning and input signal type.Type: GrantFiled: February 11, 2021Date of Patent: June 17, 2025Assignee: Sandisk Technologies, Inc.Inventors: Ramanathan Muthiah, Ramkumar Ramamurthy
-
Patent number: 12333312Abstract: A data storage device includes a memory device and a controller coupled to the memory device. When a boot operation of the data storage device is initiated, the controller retrieves a relevant boot file from the memory device to boot the data storage device with. The relevant boot file to be retrieved from a plurality of boot files may be determined by a write temperature corresponding to the temperature of when the boot file was programmed to the memory device and a read temperature of the boot file during the boot operation. Each boot file of the plurality of boot files is programmed using different programming parameters in order to cover a range of possible retention levels.Type: GrantFiled: July 6, 2023Date of Patent: June 17, 2025Assignee: Sandisk Technologies, Inc.Inventors: Eran Moshe, Gadi Vishne, Refael Ben-Rubi
-
Patent number: 12333156Abstract: Instead of using programmable block size aggregation, a lower multiple of page, and down to a page size aggregation is used. A bad block prediction unit in a controller is able to predict when a programmable block has a bad page. The bad block prediction unit can lower the aggregation size of a programmable block by monitoring the life cycle of the programmable block through bad block statistic collection. When the accumulation size passes a threshold, the bad block prediction unit lowers the aggregation size. The bad block prediction unit can also predict when to lower aggregation size based on the number of reconstructions. An aggregate size level is set at a page boundary, and once the number of reconstructions reaches that page boundary, the bad block prediction unit lowers the aggregation size to page aggregation. The bad block prediction unit is able to predict both life cycle threshold changes and reconstructions changes.Type: GrantFiled: August 10, 2023Date of Patent: June 17, 2025Assignee: Sandisk Technologies, Inc.Inventors: Amir Segev, Shay Benisty
-
Patent number: 12332779Abstract: A data storage device and method for race-based data access in a multiple host memory buffer system are provided. In one embodiment, the data storage device stores data in a plurality of host memory buffers in the host instead of in just the host memory buffer usually associated with the data. To read the data, the data storage device sends read commands to all of the host memory buffers. That way, even if some of the host memory buffers are busy, the data can be returned from another one of the host memory buffers. In future reads in similar workloads, a read command can be sent to the host memory buffer that returned the data. Other embodiments are possible, and each of the embodiments can be used alone or together in combination.Type: GrantFiled: July 18, 2023Date of Patent: June 17, 2025Assignee: Sandisk Technologies, Inc.Inventors: Shay Benisty, Ariel Navon
-
Patent number: 12333188Abstract: The present disclosure generally relates to more effective utilization of write and read bandwidth in submission queues (SQs). The data storage device treats a SQ as two separate SQs: one write SQ and one read SQ. Rather than a single fetch pointer for the entire SQ, the write SQ has a write fetch pointer (WFP) while the read SQ has a separate read fetch pointer (RFP). So long as the individual pointers are less than a queue pointer (QP), the data storage device can still process commands for either read or write SQ even if the other SQ has run out of credits. In so doing, read and write bandwidths can be effectively utilized.Type: GrantFiled: July 12, 2023Date of Patent: June 17, 2025Assignee: Sandisk Technologies, Inc.Inventors: Amir Segev, Shay Benisty
-
Patent number: 12333183Abstract: A data storage device receives a speculative read command from a host identifying logical block addresses. The speculative read command is not required be to executed within a certain amount of time or even at all. The data storage device at least partially executes the speculative read command in response to determining that such execution will not reduce performance of the data storage device. At least partially executing the speculative read command causes data associated with at least some of the logical block addresses to be read from the non-volatile memory and stored in at least one buffer. Other embodiments are possible, and each of the embodiments can be used alone or together in combination.Type: GrantFiled: March 31, 2022Date of Patent: June 17, 2025Assignee: Sandisk Technologies, Inc.Inventors: Abhinandan Venugopal, Amit Sharma, Anindita Chakrabarty
-
Patent number: 12333149Abstract: Instead of a system with no awareness to the specific properties of the described system files, such as atomicity of different types of system files, utilize the special characteristics of the corresponding system files to optimize storage handling. A host marks a certain logical block address (LBA) range as belonging to an atomic file. That entire range will be treated as a single atomic unit. Conversely, an LBA range being used to append to a log file may have very small atomic units, allowing for incremental updates without changing the atomicity of the rest of the media. When a write command is passed, the write command will have a certain length. Depending on the length of the write command, the device can disassemble the write command into smaller write sectors of the smallest possible write portion. The device will then write the small write portions to a storage location, while keeping an atomic principle of each of the small write portions.Type: GrantFiled: October 18, 2023Date of Patent: June 17, 2025Assignee: Sandisk Technologies, Inc.Inventors: Judah Gamliel Hahn, Ariel Navon, Alexander Bazarsky, Shay Benisty
-
Patent number: 12332800Abstract: The present disclosure generally relates to utilizing a transparent host memory buffer (HMB) where the host device is granted access to the HMB to obtain data from a mapping table. The data storage device stores the mapping table in HMB and then allows the host device to view the mapping table and retrieve information. The host device sends a command to the data storage device that includes not only a read command, but also mapping table info specific to the read command. Additionally, an indication of the mapping table version from where the information is also provided. The data storage device, upon receiving the command, confirms the version of the information is the most recent version and then, if confirmed, utilizes the mapping information provided with the command. In so doing, accessing the HMB after receiving the command will not be necessary.Type: GrantFiled: July 25, 2023Date of Patent: June 17, 2025Assignee: Sandisk Technologies, Inc.Inventor: Vijay Sivasankaran
-
Patent number: 12327040Abstract: Technology is disclosed herein for reading programmable resistance memory cells. A first (faster) self-referenced read (SRR) of a group of memory cells is performed and if successful the read is complete. However, if the first SRR fails then a second (slower or nominal) SRR is performed. The bit error rate (BER) of the second SRR may be significantly lower than the BER of the first SRR. However, the BER of the first SRR may be low enough such that most of the time the first SRR is successful. Therefore, most of the time the read is completed with just the first SRR, thereby providing for an SRR having on average is faster than if just the second SRR had been used. Moreover, the effective BER of the SRR is extremely low due to the low BER of the second SRR.Type: GrantFiled: July 21, 2023Date of Patent: June 10, 2025Assignee: Sandisk Technologies, Inc.Inventors: Dimitri Houssameddine, Michael Nicolas Albert Tran, Ward Parkinson, Michael Grobis
-
Patent number: 12327137Abstract: A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to receive a shutdown notification, fetch one or more command identifiers from a submission queue of a host device, generate error indications for the one or more command identifiers, and send a completion message, including the generated error indication, for each of the one or more command identifiers to the host device. The controller is further configured to push non-processed pending commands to a completion finite state machine, where the controller generates an error indication for each of the non-processed pending commands and sends a completion message, including the generated error indication, for each of the non-processed pending commands to the host device. While the controller is fetching command identifiers and pushing non-process commands, the controller is configured to continue processing processed commands in parallel.Type: GrantFiled: March 11, 2022Date of Patent: June 10, 2025Assignee: Sandisk Technologies, Inc.Inventors: Amir Segev, Shay Benisty
-
Patent number: 12327031Abstract: A Zoned Namespace data storage device configured to perform logical-to-physical (L2P) address translation using first and second L2P tables of different respective granularities. In an example embodiment, the first L2P table has a finer (e.g., page-level) granularity and is used to perform L2P address translation for open zones. The second L2P table has a coarser (e.g., erase-block) granularity and is used to perform L2P address translation for finished zones. A controller of the data storage device performs granularity-changing transfers of L2P entries between the first and second L2P tables in response to a respective open zone becoming finished and in response to a new zone becoming open. The coarser granularity of the second L2P table enables the full L2P table to have a relatively small size, which can beneficially be used to make more space available in the same amount of RAM for other operations.Type: GrantFiled: August 31, 2022Date of Patent: June 10, 2025Assignee: Sandisk Technologies, Inc.Inventors: Avinash Muthya Narahari, Rajthilak Dasarathan
-
Publication number: 20250181237Abstract: A data storage device includes a memory device, a random access memory (RAM) device, and a controller coupled to the memory device and the RAM device. The controller is configured to determine a workload type of the data storage device, determine to store at least a portion of a compressed logical to physical translation table (ZCAT) in the RAM device based on the workload type, and utilize a remaining portion of the RAM device to perform background operations. The controller is further configured to determine a persistence or temperature of the ZCAT, where the portion of the ZCAT stored to the RAM device is based on the persistence and/or the temperature of the ZCAT. The remaining portion of the ZCAT is stored in the HMB, where the remaining portion may update any out-of-date ZCAT entries.Type: ApplicationFiled: February 4, 2025Publication date: June 5, 2025Applicant: Sandisk Technologies, Inc.Inventors: Michael IONIN, Alexander BAZARSKY, Itay BUSNACH, Noga DESHE, Judah Gamliel HAHN
-
Patent number: 12324102Abstract: A semiconductor storage device such as an SSD includes a pliable printed circuit board (PCB) having semiconductor memory devices mounted by solder balls on first and second opposed major surfaces. The memory devices are mounted so as to be staggered and/or partially overlapping with each other on the first and second surfaces of the PCB in at least one direction. The staggered arrangement allows the PCB to flex upon warping of the memory devices mounted on the PCB.Type: GrantFiled: July 17, 2023Date of Patent: June 3, 2025Assignee: Sandisk Technologies, Inc.Inventors: Fu Xing Chan, Chun Sean Lau, Bo Yang