Abstract: A first latching circuit has a reset function controlled by a reset signal and configured to latch a logic state in response to a first edge of a clock signal to generate a first output signal. A second latching circuit has a reset function controlled by that reset signal and configured to latch a logic state in response to a second edge of that clock signal to generate a second output signal. The first and second edges are opposite edges. A combinatorial logic circuit logically combines the first and second output signals to generate a logic output signal. A third latching circuit has a reset function controlled by that reset signal and configured to latch the logic output signal in response to the second edge of that clock signal to generate a reset synchronization control signal.

Abstract: A level shifter having current boosting stages is provided. The level shifter includes a level shifting stage including a plurality of transistors and first and second nodes. The level shifting stage is configured to transfer a first signal of a first voltage domain to a second signal of a second voltage domain. A plurality of current boosting stages are associated with the transistors, respectively. A first current boosting stage provides a first boosting stage current path to support a first level shifter current path of a first transistor of the plurality of transistors in response to: a first supply voltage of the first voltage domain being greater than a second supply voltage of the second voltage domain, the first signal having a first logical state and the first node having a logical state reflecting that the first signal has a second logical state different from the first logical state.

Abstract: Semiconductor dice are arranged onto a first surface of a common electrically conductive substrate. The common electrically conductive substrate has a second surface opposite the first surface and includes substrate portions and elongated sacrificial connecting bars extending between adjacent substrate portions. Insulating material is coated on the second surface of the elongate sacrificial connecting bars. Solder material is grown on the second surface of the common electrically conductive substrate. The insulating material counters growth of the solder material on the second surface of the elongate sacrificial connecting bars. Singulated individual semiconductor devices are provided by cutting the common electrically conductive substrate along the length of the elongate sacrificial connecting bars having the insulating material coated on its second surface.

Abstract: An electronic device includes multiple integrated circuits, each containing a power transistor connected between an input voltage node and a load node, as well as a regulation circuit generating at least one sense current representing the output current of the power transistor. The regulation circuits modulate the output currents of their power transistors based on a value derived from the sense currents generated by the regulation circuits of other integrated circuits. This derived value can be based on an average of the sense currents generated by the regulation circuits or on one of the sense currents. In particular, the integrated circuits can be arranged in a daisy-chained relationship, allowing each regulation circuit to compare its sense current with the one from the immediately preceding circuit, except for the first regulation circuit, which compares its sense current with the last circuit's sense current in the chain.

Abstract: A memory system disclosed herein features left and/or right memory banks, with left and/or right input/output (IO) blocks aligned with the memory banks for managing data input and output. A control section, situated between the left and right input/output blocks, oversees memory operations, receives control signals, and performs stuck-at testing. The control section includes fault detection logic designed to output a first logic value (e.g., logic low) if logic values at each of its external inputs are identical, but output a second logic value (e.g., logic high) if not. The fault detection logic is capable of detecting stuck-at faults in the external inputs by performing both stuck-at-0 and stuck-at-1 testing. If only stuck-at-0 or stuck-at-1 faults are detected, the fault detection logic can pinpoint those faults by iteratively changing input values at each of its external inputs and observing the output of the fault detection logic.

Abstract: A method includes providing a reference clock signal having a reference period, providing a sampling clock signal having a sampling clock period shorter than the reference period of the reference clock signal, measuring the first subperiod as a first ratio of the first subperiod to the period of the sampling clock signal, measuring the second subperiod as a second ratio of the second subperiod to the period of the sampling clock signal, detecting a starting edge of a clock signal having a clock period greater than the reference period, producing a reconstructed reference signal based on the first ratio, the second ratio, and the detected starting edge, comparing the clock period of the clock signal with a period of the reconstructed reference signal to obtain a differential signal indicating a difference therebetween, and providing the differential signal to user circuitry for calibrating the clock signal.

Abstract: In start-up, current is sourced by a current source to a first plate of a first capacitor while a second capacitor is maintained at zero charge. In a subsequent first operating phase, current is sourced to a first plate of the second capacitor while a second plate of the first capacitor is connected to the first plate of the second capacitor. At the end of the first operating phase, the first capacitor is discharged. In a subsequent second operating phase, current is sourced to the first plate of the first capacitor while a second plate of the second capacitor is connected to the first plate of the first capacitor. At the end of the second operating phase, the second capacitor is discharged. Steady state operation of the circuit involves an alternation of the first and second operating phases interleaved with transition phases where the first and second capacitors are discharged.

Abstract: A current mirror circuit includes a first MOS-type transistor and a second MOS-type transistor assembled as a current mirror, wherein the first transistor has a first gate length different from a second gate length of the second transistor.

Abstract: A converter circuit converts an input signal applied across a first and a second input node into a converted output signal across a first and a second output node. The converter circuit includes a switching network coupled to the first input node via an inductor having a current flowing therethrough. In a hysteresis current control mode of the switching network, the current flowing through the inductor has a triangular waveform with rising and falling edges between a first current threshold and a second current threshold alternating with a switching frequency. The switching frequency is controlled by varying the distance between the first current threshold and the second current threshold.

Abstract: In accordance with an embodiment, an ultrasound transmitter device includes a transformer comprising a secondary winding configured to be coupled to a piezoelectric transducer; a plurality of transistors coupled to the primary winding of the transformer and to a ground terminal via a sense resistor; an amplifier having an output coupled to control nodes of the plurality of transistors, a first input coupled to the sense resistor, and second input coupled to a reference resistor; a switching circuit configured to alternately couple control nodes of the plurality of transistors to an output of amplifier and to a reference node via complementary pulse signals, wherein the switching circuit is configured to turn on and turn off the plurality of transistors and operate the plurality of transistors in a push-pull manner; and a digital-to-analog converter having an output coupled to the reference resistor.

Abstract: The present disclosure concerns an electronic device connected to an antenna. The electronic device delivers a first amplitude-modulated analog signal of a signal captured by the antenna, the capture signal associated with an electromagnetic field exhibiting intervals at a minimum level. The electronic device includes a first circuit, a second circuit, and a third circuit. The first circuit delivers a second analog signal by rectification and filters the first analog signal. The second circuit delivers a first binary signal based on the demodulation of the second analog signal. The third circuit couples the antenna to a resistor during each pause. The resistance value of the resistor depends on the maximum amplitude of the electromagnetic field before the pause.

Abstract: A wireless communication device receives power in wireless fashion from another wireless communication device. A charging circuit of the wireless communication device is configured to charge a power storage device. A communication circuit of the wireless communication device is configured to communicate information relative to the charging of the power storage device to the other wireless communication device. To accomplish this, the communication circuit includes a wireless communication transponder and a switch coupled to a first terminal of the transponder, wherein the open and closed state of switch is controlled by the charging circuit.

Abstract: An electrically conductive substrate has mutually opposed first and second surfaces and electrically conductive die pads and elongated electrically conductive connecting bars coupled to the electrically conductive die pads. The elongated connecting bars are configured to be cut at intermediate points along their length to provide singulated substrate portions and have distributed along their length first recesses at the first surface alternating with second recesses at the second surface. Cutting the elongated connecting bars at the intermediate points provides bar remainders extending from a distal end to an electrically conductive die pad in a singulated substrate portion. The bar remainders have a serpentine pattern with one or more offsets between their distal end exposed at the surface of the insulating encapsulation of the device package and the electrically conductive die pad.

Abstract: A device facilitates personalizing an integrated circuit card including a fingerprint sensor. The device includes a support sheet, a first antenna located on top of and in contact with a surface of the support sheet, and at least one second antenna located on top of and in contact with the surface of the support sheet. The at least one second antenna is connected to the first antenna.

Abstract: An electronic device includes a bipolar transistor. A collector of the bipolar transistor is formed by first and second regions. The second region is located between the first region and a base of the bipolar transistor. A conductive element at least partially surrounds and is insulated from the second region. The conductive element is located between the first region and the base.

Abstract: A radiation hardened flip-flop includes a plurality of secondary flip-flops. Each secondary flip-flop includes both a data input terminal and an alternate data input terminal. Each secondary flip-flop also includes an enable terminal that selectively enables use of the alternate data input terminal. The radiation hardened flip-flop includes an error detection circuit that detects whether an error is present in one or more of the secondary flip-flops and provides an enable signal to the enable terminals indicating the presence or absence of an error in one or more of the secondary flip-flops.

Abstract: A time based boost DC-DC converter generates an output voltage using an inductor. A voltage error between the output voltage and a reference voltage is determined and processed in a) an integral control branch which converts the voltage error into an integral control current signal used to control a current controlled oscillator, and b) a proportional branch which converts the voltage error into a proportional control current signal used to control signal a delay line. Current flowing in the inductor is sensed, attenuated and used to apply adjustment to the integral and proportional control current signals. The output from the current controlled oscillator is passed through the delay line and phase detected in order to generate pulse width modulation (PWM) control signaling driving switch operation in the converter.

Abstract: A stream switch includes a data router, configuration registers, and arbitration logic. The data router has a plurality of input ports, each having a plurality of associated virtual input channels, and a plurality of output ports, each having a plurality of associated virtual output channels. The data router transmits data streams from input ports to one or more output ports of the plurality of output ports. The configuration registers store configuration data associated with the virtual output channels of the respective output ports of the plurality of output ports. The stored configuration data identifies a source input port and virtual input channel ID associated with the virtual output channel of the output port. The arbitration logic allocates bandwidth of the data router based on request signals associated with virtual input channels of the input ports and the configuration data associated with the virtual output channels.

Abstract: An embodiment device for synchronizing the emission and the reception of a light signal for a time-of-flight sensor comprises a power-control circuit configured to generate and transmit a power signal based on a control signal for controlling the sensor, the power signal being configured to supply power to an array of pixels of the sensor, a production module for producing a synchronization signal, which module is configured to produce the synchronization signal based on the control signal, and a switch configured to supply power to a light source of a device for emitting the light signal, the production module being further configured to transmit the synchronization signal to the switch such that the time taken to produce and transmit the synchronization signal and the time taken to generate and transmit the power signal are identical.

Abstract: An optoelectronic chip includes optical inputs having different passbands, a photonic circuit to be tested, and an optical coupling device configured to couple said inputs to the photonic circuit to be tested.