Patents Assigned to Wolfspeed, Inc.
-
Patent number: 11424177Abstract: A package includes an integrated circuit that includes at least one active area and at least one secondary device area, a support configured to support the integrated circuit, and a die attach material. The integrated circuit being mounted on the support using the die attach material and the die attach material including at least one channel configured to allow gases generated during curing of the die attach material to be released from the die attach material.Type: GrantFiled: May 7, 2020Date of Patent: August 23, 2022Assignee: WOLFSPEED, INC.Inventors: Mitch Flowers, Erwin Cohen, Alexander Komposch
-
Patent number: 11424333Abstract: Pursuant to some embodiments of the present invention, transistor devices are provided that include a semiconductor structure, a gate finger extending on the semiconductor structure in a first direction, and a gate interconnect extending in the first direction and configured to be coupled to a gate signal at an interior position of the gate interconnect, where the gate interconnect is connected to the gate finger at a position offset from the interior position of the gate interconnect.Type: GrantFiled: August 20, 2020Date of Patent: August 23, 2022Assignee: WolfSpeed, Inc.Inventors: Frank Trang, Zulhazmi Mokhti, Haedong Jang
-
Patent number: 11417617Abstract: Packaged transistor devices are provided that include a transistor on a base of the packaged transistor device, the transistor comprising a control terminal and an output terminal, a first bond wire electrically coupled between an input lead and the control terminal of the transistor, a second bond wire electrically coupled between an output lead and the output terminal of the transistor, and an isolation material that is and physically between the first bond wire and the second bond wire, wherein the isolation material is configured to reduce a coupling between the first bond wire and the second bond wire.Type: GrantFiled: September 2, 2020Date of Patent: August 16, 2022Assignee: Wolfspeed, Inc.Inventors: Frank Trang, Haedong Jang, Zulhazmi Mokhti
-
Patent number: 11417746Abstract: A transistor device includes a gate finger and a drain finger extending on a semiconductor structure, a gate bond pad coupled to the gate finger, and a drain bond pad coupled to the drain finger. The gate bond pad extends on the gate finger and/or the drain bond pad extends on the drain finger.Type: GrantFiled: April 24, 2019Date of Patent: August 16, 2022Assignee: WolfSpeed, Inc.Inventors: Frank Trang, Zulhazmi Mokhti, Haedong Jang
-
Patent number: 11417760Abstract: A vertical semiconductor device includes a substrate, a buffer layer over the substrate, and a drift layer over the buffer layer. The substrate has a first doping type and a first doping concentration. The buffer layer has the first doping type and a second doping concentration that is less than the first doping concentration. The drift layer has the first doping type and a third doping concentration that is less than the second doping concentration.Type: GrantFiled: February 26, 2020Date of Patent: August 16, 2022Assignee: WOLFSPEED, INC.Inventors: Daniel Jenner Lichtenwalner, Edward Robert Van Brunt
-
Patent number: 11387336Abstract: Pursuant to some embodiments of the present invention, transistor devices are provided that include a semiconductor structure, a gate finger extending on the semiconductor structure in a first direction, and a gate interconnect extending in the first direction and configured to be coupled to a gate signal at an interior position of the gate interconnect, where the gate interconnect is connected to the gate finger at a position offset from the interior position of the gate interconnect.Type: GrantFiled: August 20, 2020Date of Patent: July 12, 2022Assignee: WolfSpeed, Inc.Inventors: Frank Trang, Zulhazmi Mokhti, Haedong Jang
-
Patent number: 11387340Abstract: A transistor device includes a gate finger and a drain finger extending on a semiconductor structure, a gate bond pad coupled to the gate finger, and a drain bond pad coupled to the drain finger. The gate bond pad extends on the gate finger and/or the drain bond pad extends on the drain finger.Type: GrantFiled: April 24, 2019Date of Patent: July 12, 2022Assignee: WolfSpeed, Inc.Inventors: Frank Trang, Zulhazmi Mokhti, Haedong Jang
-
Patent number: 11371163Abstract: Stabilized, high-doped silicon carbide is described. A silicon carbide crystal is grown on a substrate using chemical vapor deposition so that the silicon carbide crystal includes a dopant and the strain compensating component. The strain compensating component can be an isoelectronic element and/or an element with the same majority carrier type as the dopant. The silicon carbide crystal can then be cut into silicon carbide wafers. In some embodiments, the dopant is n-type and the strain compensating component is selected from a group comprising germanium, tin, arsenic, phosphorus, and combinations thereof. In some embodiments, the strain compensating component comprises germanium and the dopant is nitrogen.Type: GrantFiled: January 24, 2020Date of Patent: June 28, 2022Assignee: Wolfspeed, Inc.Inventors: Adrian Powell, Al Burk, Michael O'Loughlin
-
Patent number: 11367696Abstract: RF amplifiers are provided that include a submount such as a thermally conductive flange. A dielectric substrate is mounted on an upper surface of the submount, the dielectric substrate having a first outer sidewall, a second outer sidewall that is opposite and substantially parallel to the first outer sidewall, and an interior opening. An RF amplifier die is mounted on the submount within the interior opening of the dielectric substrate, where a longitudinal axis of the RF amplifier die defines a first axis. The RF amplifier die is positioned so that a first angle defined by the intersection of the first axis with the first outer sidewall is between 5° and 45°. The dielectric substrate may be a ceramic substrate or a dielectric layer of a printed circuit board.Type: GrantFiled: January 8, 2020Date of Patent: June 21, 2022Assignee: Wolfspeed, Inc.Inventors: Simon Ward, Richard Wilson, Alexander Komposch
-
Patent number: 11361454Abstract: Wafer images and related alignment methods for crystalline wafers are disclosed. Certain aspects relate to accessing and aligning images of a same or similar crystalline wafer captured from different imaging sources. Alignment may include determining spatial differences between shared crystalline features in various wafer images of the same or similar crystalline wafer and transforming at least one of the images according to the determined spatial differences. With sufficient alignment, information may be associated and/or transferred between the various images, thereby providing the capability of forming a combined wafer image and sub-images thereof with high resolution and spatial coordination between different image sources. Certain aspects relate to development of nondestructive, high fidelity defect characterization and/or dislocation counting methods in crystalline materials based on modern deep convolutional neural networks (DCNN).Type: GrantFiled: February 28, 2020Date of Patent: June 14, 2022Assignee: WOLFSPEED, INC.Inventors: Robert Tyler Leonard, Matthew David Conrad, Edward Robert Van Brunt
-
Patent number: 11355630Abstract: Semiconductor devices and methods of forming a semiconductor device that includes a polysilicon layer that may improve device reliability and/or a functioning of the device. An example device may include a wide band-gap semiconductor layer structure including a drift region that has a first conductivity type; a plurality of gate trenches in an upper portion of the semiconductor layer structure, each gate trench having a bottom surface, a first sidewall, a second sidewall, and an upper opening; and a plurality of polysilicon layers, each polysilicon layer on the second sidewall of a respective gate trench.Type: GrantFiled: September 11, 2020Date of Patent: June 7, 2022Assignee: Wolfspeed, Inc.Inventors: Woongsun Kim, Daniel J. Lichtenwalner, Naeem Islam, Sei-Hyung Ryu
-
Patent number: 11356070Abstract: RF transistor amplifiers include an RF transistor amplifier die having a semiconductor layer structure, a coupling element on an upper surface of the semiconductor layer structure, and an interconnect structure on an upper surface of the coupling element so that the RF transistor amplifier die and the interconnect structure are in a stacked arrangement. The coupling element includes a first shielded transmission line structure.Type: GrantFiled: June 1, 2020Date of Patent: June 7, 2022Assignee: Wolfspeed, Inc.Inventors: Kwangmo Chris Lim, Basim Noori, Qianli Mu, Marvin Marbell, Scott Sheppard, Alexander Komposch
-
Patent number: 11355600Abstract: A high electron mobility transistor includes a channel layer, a barrier layer on the channel layer, source and drain contacts on the barrier layer, a gate contact between the source and drain contacts, and a multi-layer passivation structure on the upper surface of the barrier layer between the source contact and the drain contact. The multi-layer passivation structure includes a first passivation layer that comprises a charge dissipation material directly contacts the upper surface of the barrier layer and a second passivation layer comprising a different material than the first passivation layer that also directly contacts the upper surface of the barrier layer. In some embodiments, at least one recess may be formed in the upper surface of the barrier layer and the second passivation layer may be formed within the recesses.Type: GrantFiled: January 14, 2021Date of Patent: June 7, 2022Assignee: Wolfspeed, Inc.Inventors: Kyoung-Keun Lee, Fabian Radulescu, Scott Sheppard
-
Patent number: 11336253Abstract: An amplifier circuit includes a first port, a second port, a reference potential port, and an RF amplifier device having a first terminal electrically coupled to the first port, a second terminal electrically coupled to the second port, and a reference potential terminal electrically coupled to the reference potential port. The RF amplifier device amplifies an RF signal across an RF frequency range that includes a fundamental RF frequency. An impedance matching network is electrically coupled to the first terminal and the first port. The impedance matching network includes a baseband termination circuit that presents low impedance in a baseband frequency region, a fundamental frequency matching circuit that presents a complex conjugate of an intrinsic impedance of the RF amplifier device in the RF frequency range, and a second order harmonic termination circuit that presents low impedance at second order harmonics of frequencies in the fundamental RF frequency range.Type: GrantFiled: November 27, 2017Date of Patent: May 17, 2022Assignee: Wolfspeed, Inc.Inventors: Bayaner Arigong, Haedong Jang, Richard Wilson, Frank Trang, Qianli Mu, E J Hashimoto
-
Patent number: 11316028Abstract: Transistors are fabricated by forming a nitride-based semiconductor barrier layer on a nitride-based semiconductor channel layer and forming a protective layer on a gate region of the nitride-based semiconductor barrier layer. Patterned ohmic contact metal regions are formed on the barrier layer and annealed to provide first and second ohmic contacts. The annealing is carried out with the protective layer on the gate region. A gate contact is also formed on the gate region of the barrier layer. Transistors having protective layer in the gate region are also provided as are transistors having a barrier layer with a sheet resistance substantially the same as an as-grown sheet resistance of the barrier layer.Type: GrantFiled: February 7, 2011Date of Patent: April 26, 2022Assignee: Wolfspeed, Inc.Inventors: Scott T. Sheppard, Richard Peter Smith, Zoltan Ring
-
Patent number: 11309413Abstract: A semiconductor device includes a substrate, a drift layer, a well region, and a source region. The substrate has a first conductivity type. The drift layer has the first conductivity type and is on the substrate. The well region has a second conductivity type opposite the first conductivity type and provides a channel region. The source region is in the well region and has the first conductivity type. A doping concentration of the well region along a surface of the drift layer opposite the substrate is variable such that the well region includes a region of increased doping concentration at a distance from a junction between the source region and the well region.Type: GrantFiled: October 10, 2019Date of Patent: April 19, 2022Assignee: WOLFSPEED, INC.Inventor: Sei-Hyung Ryu
-
Patent number: 11289378Abstract: A method for forming semiconductor devices from a semiconductor wafer includes cutting a first surface of a semiconductor wafer to form a first region that extends partially through the semiconductor wafer and the first region has a bottom portion. The method further includes directing a beam of laser light to the semiconductor wafer such that the beam of laser light is focused within the semiconductor wafer between the first surface and the second surface thereof and the beam of laser light further cuts the semiconductor wafer by material ablation to form a second region aligned with the first region. A resulting semiconductor device is disclosed as well.Type: GrantFiled: June 13, 2019Date of Patent: March 29, 2022Assignee: WOLFSPEED, INC.Inventors: Kevin Schneider, Alexander Komposch
-
Patent number: D954667Type: GrantFiled: September 12, 2018Date of Patent: June 14, 2022Assignee: WOLFSPEED, INC.Inventors: Brice McPherson, Alexander Lostetter
-
Patent number: D954668Type: GrantFiled: January 10, 2019Date of Patent: June 14, 2022Assignee: WOLFSPEED, INC.Inventors: Matthew Feurtado, Daniel Martin, Ty McNutt, Brice McPherson, Alexander Lostetter
-
Patent number: RE49167Abstract: A Schottky diode is disclosed that includes a silicon carbide substrate, a silicon carbide drift layer, a Schottky contact, and a passivation structure. The silicon carbide drift layer provides an active region and an edge termination region about the active region. The Schottky contact has sides and a top extending between the two sides and includes a Schottky layer over the active region and an anode contact over the Schottky layer. The passivation structure covers the edge termination region, the sides of the Schottky contact, and at least a portion of the top of the Schottky contact. The passivation structure includes a first silicon nitride layer, a silicon dioxide layer over the first silicon nitride layer, and a second silicon nitride layer over the silicon dioxide layer.Type: GrantFiled: November 12, 2019Date of Patent: August 9, 2022Assignee: WOLFSPEED, INC.Inventors: Van Mieczkowski, Jonathan Young, Qingchun Zhang, John Williams Palmour