Patents Assigned to Xilinx, Inc.
-
Patent number: 11764797Abstract: Analog-to-digital converter circuitry includes comparator circuitry, capacitor analog-to-digital converter circuitry (CDA), and successive approximation register (SAR) circuitry. The comparator circuitry includes a non-inverting input and an inverting input to selectively receive a differential voltage signal, and an output. The CDAC circuitry includes a first capacitor network having a first plurality of capacitors. A first capacitor of the first plurality of capacitors includes a first terminal connected to the non-inverting input and a second terminal selectively connected to a first voltage potential and a second voltage potential. The first voltage potential is greater than the second voltage potential. The SAR circuitry is connected to the output and the first capacitor network, and connects, during a first period, the second terminal of the first capacitor to the second voltage potential.Type: GrantFiled: September 29, 2021Date of Patent: September 19, 2023Assignee: XILINX, INC.Inventors: Kai-An Hsieh, Tan Kee Hian, Kevin Zheng
-
Patent number: 11762958Abstract: Examples described herein provide for determining a recipe for identifying from which buckets integrated circuit chips are taken to form units of a multi-chip apparatus. In an example, a method uses a processor-based system and uses a Markov Decision Process. Buckets are defined based on respective characteristics of manufactured chips. Each of the manufactured chips is binned into a respective one of the buckets based on the characteristic of the respective manufactured chip. A recipe for identifying from which of the buckets to take one or more of the manufactured chips to incorporate into respective ones of the units of the multi-chip apparatus is generated.Type: GrantFiled: October 2, 2019Date of Patent: September 19, 2023Assignee: XILINX, INC.Inventors: Ran Zhou, Cinti X. Chen, Xiao-Yu Li
-
Patent number: 11765836Abstract: An electronic device and methods for fabricating the same are disclosed herein that utilize a dam formed on a printed circuit board (PCB) that is positioned to substantially prevent edge bond material, utilized to secure a chip package to the PCB, from interfacing with the solder balls transmitting signals between the PCB and chip package.Type: GrantFiled: January 27, 2022Date of Patent: September 19, 2023Assignee: XILINX, INC.Inventor: Bhavesh Patel
-
Publication number: 20230291405Abstract: A System-on-Chip includes a data processing engine array. The data processing engine array includes a plurality of data processing engines organized in a grid. The plurality of data processing engines are partitioned into at least a first partition and a second partition. The first partition includes one or more first data processing engines of the plurality of data processing engines. The second partition includes one or more second data processing engines of the plurality of data processing engines. Each partition is configured to implement an application that executes independently of the other partition.Type: ApplicationFiled: May 18, 2023Publication date: September 14, 2023Applicant: Xilinx, Inc.Inventors: Sagheer Ahmad, Jaideep Dastidar, Brian C. Gaide, Juan J. Noguera Serra, Ian A. Swarbrick
-
Publication number: 20230289311Abstract: An integrated circuit includes an interposer and a die coupled to the interposer. The die includes a first data processing engine (DPE) array and a second DPE array. The first DPE array includes a first plurality of DPEs and a first DPE interface coupled to the first plurality of DPEs. The second DPE array includes a second plurality of DPEs and a second DPE interface coupled to the second plurality of DPEs. The integrated circuit includes one or more other dies having a first die interface coupled to, and configured to communicate with, the first DPE interface via the interposer and a second die interface coupled to, and configured to communicate with, the second DPE interface via the interposer.Type: ApplicationFiled: May 18, 2023Publication date: September 14, 2023Applicant: Xilinx, Inc.Inventors: Juan J. Noguera Serra, Tim Tuan, Sridhar Subramanian
-
Publication number: 20230289500Abstract: Automatically generating a hardware image based on programming model types includes determining by a design tool, types of programming models used in specifications of blocks of a circuit design, in response to a user control input to generate a hardware image to configure a programmable integrated circuit (IC). The design tool can generate a model-type compiler script for each of the types of programming models. Each compiler script initiates compilation of blocks having specifications based on one of the types of programming model into an accelerator representation. The design tool can generate a build script configured to execute the compiler scripts and link the accelerator representations into linked accelerator representations. Execution of the build script builds a hardware image from the linked accelerator representations for configuring the programmable IC to implement a circuit according to the circuit design.Type: ApplicationFiled: March 11, 2022Publication date: September 14, 2023Applicant: Xilinx, Inc.Inventors: Anindita Patra, Ali Behboodian, Michael Gill
-
Publication number: 20230289503Abstract: A machine learning-based process includes identifying a first set of features that includes features of a reference implementation of a circuit design and features of a synthesized version of a modified version of the circuit design. A first classification model is applied to the first set of features, and the first classification model indicates a full implementation flow or an incremental implementation flow. The full implementation flow is performed on the synthesized version of the modified version in response to the first classification model indicating the full implementation flow, and the incremental implementation flow is performed on the synthesized version of the modified version in response to the first classification model indicating the incremental implementation flow. The full and incremental implementation flows generate implementation data that is suitable for making an integrated circuit (IC).Type: ApplicationFiled: March 10, 2022Publication date: September 14, 2023Applicant: Xilinx, Inc.Inventors: SHANT CHANDRAKAR, SOURABH ANAND, SHUBHAM RAJPUT, KAMESHWAR CHANDRASEKAR
-
Patent number: 11755511Abstract: Transmitter circuitry includes inversion circuitry, first transform circuitry, and selection circuitry. The inversion circuitry generates a first transformed data word by inverting one or more of a plurality of bits of a first data word. The first transform circuitry generates a second transformed data word by performing a first invertible operation on the first data word and a second data word. The selection circuitry selects one of the first data word, the first transformed data word, and the second transformed data word based on a first number of bit inversions between the first data word and the second data word, a second number of bit inversions between the first transformed data word and the second data word, and a third number of bit inversions between the second transformed data word and the second data word. The selection circuitry further outputs the selected data word.Type: GrantFiled: August 25, 2021Date of Patent: September 12, 2023Assignee: XILINX, INC.Inventors: Krishnan Srinivasan, Sagheer Ahmad
-
Patent number: 11755801Abstract: Implementing a circuit design within an integrated circuit can include converting the circuit design, specified in a hardware description language, into a data flow graph and creating range set data structures in a memory. The range set data structures correspond to nodes of the data flow graph. Each range set data structure can be initialized with a range of values the corresponding node can take as specified by the circuit design. The method can include determining actual values the nodes are capable of taking by propagating the values through the data flow graph. The range set data structures are updated to store the actual values for the corresponding nodes. The method also can include modifying a selected node of the data flow graph based on the actual values stored in the range set data structure of the selected node and semantics of the selected node.Type: GrantFiled: November 30, 2020Date of Patent: September 12, 2023Assignee: Xilinx, Inc.Inventors: Kishore Vedavyasan, Sumanta Datta, Aman Gayasen, Sriram Govindarajan
-
Patent number: 11755804Abstract: An integrated circuit includes an intellectual property core, scan data pipeline circuitry configured to convey scan data to the intellectual property core, and scan control pipeline circuitry configured to convey one or more scan control signals to the intellectual property core. The integrated circuit also includes a wave shaping circuit configured to detect a trigger event on the one or more scan control signals and, in response to detecting the trigger event, suppress a scan clock to the intellectual property core for a selected number of clock cycles.Type: GrantFiled: December 28, 2021Date of Patent: September 12, 2023Assignee: Xilinx, Inc.Inventors: Albert Shih-Huai Lin, Rambabu Nerukonda, Niravkumar Patel, Amitava Majumdar
-
Patent number: 11748289Abstract: A system includes a bridge circuit configured for low latency communication among integrated circuits (ICs). The bridge circuit includes a plurality of transceiver circuits. Each transceiver circuit is coupled to a corresponding parallel channel in the IC. Each transceiver circuit is configured to send and receive data over the corresponding parallel channel. Each transceiver circuit includes a transmit channel configured to packetized data received from the corresponding parallel channel for transmission over a serial link to a second IC. Each transceiver circuit includes a receive channel configured to depacketize data received from the serial link from the second IC. The serial link is asynchronous to each of parallel channel coupled to the first bridge circuit.Type: GrantFiled: November 16, 2021Date of Patent: September 5, 2023Assignee: Xilinx, Inc.Inventors: Michael Chyziak, Raghukul B. Dikshit
-
Patent number: 11750195Abstract: An example integrated circuit includes an array of circuit tiles; interconnect coupling the circuit tiles in the array, the interconnect including interconnect tiles each having a plurality of connections that include at least a connection to a respective one of the circuit tiles and a connection to at least one other interconnect tile; and a plurality of local crossbars in each of the interconnect tiles, the plurality of local crossbars coupled to form a non-blocking crossbar, each of the plurality of local crossbars including handshaking circuitry for asynchronous communication.Type: GrantFiled: July 28, 2022Date of Patent: September 5, 2023Assignee: XILINX, INC.Inventors: Steven P. Young, Brian C. Gaide
-
Patent number: 11750185Abstract: Examples describe a duty cycle correction circuit for correcting duty cycle distortion from memory. One example is an integrated circuit for correcting an input clock signal. The integrated circuit includes a first leg circuit and a second leg circuit. The first leg circuit and the second leg circuit both comprise a charging circuit and a discharging circuit. Each charging circuit comprises a first plurality of transistors and each discharging circuit comprises a second plurality of transistors. The charging circuit is coupled to the discharging circuit in series. A number of transistors of the first plurality of transistors in the first leg circuit is different from a number of transistors of the first plurality of transistors in the second leg circuit.Type: GrantFiled: September 22, 2021Date of Patent: September 5, 2023Assignee: XILINX, INC.Inventors: Siva Charan Nimmagadda, Xiaobao Wang, Vinit Shah, Sabarathnam Ekambaram, Hari Bilash Dubey
-
Patent number: 11743051Abstract: Embodiments herein describe a hardware accelerator for a blockchain node. The hardware accelerator is used to perform a validation operation to validate one or more transactions before those transactions are committed to a ledger of a blockchain. The blockchain may include multiple peer-nodes, each of which contains standard software running on a server or container. Instead of validating a block of transactions using software, the hardware accelerator can validate the transactions in a fraction of the time. The peer-node software then gathers the validation results from the hardware accelerator and combines the results with received block data to derive the block which is committed to the stored ledger.Type: GrantFiled: October 28, 2020Date of Patent: August 29, 2023Assignee: XILINX, INC.Inventors: Haris Javaid, Ji Yang, Sundararajarao Mohan, Gordon John Brebner
-
Patent number: 11743134Abstract: Examples herein describe a programmable traffic management engine that includes both programmable and non-programmable hardware components. The non-programmable hardware components are used to generate features that can then be used to perform different traffic management algorithms. Depending on which traffic management algorithm the PTM engine is configured to do, the PTM engine may use a subset (or all) of the features to perform the algorithm. The programmable hardware components in the PTM engine are programmable (e.g., customizable) by the user to perform a selected algorithm using some or all of the features provided by the non-programmable hardware components.Type: GrantFiled: October 7, 2020Date of Patent: August 29, 2023Assignee: XILINX, INC.Inventors: Guanwen Zhong, Chengchen Hu, Gordon John Brebner
-
Publication number: 20230267169Abstract: Circuitry for multiplying a sparse matrix by a dense vector includes a first switching circuit (302) for routing input triplets from N input ports to N output ports based on column indices of the triplets. Each triplet includes a non-zero value, a row index, and a column index. N first memory banks (303) store subsets of vector elements and are addressed by the column indices of the triplets. N multipliers (305) multiply the non-zero values of the triplets by the vector element read from the respective memory bank. A second switching circuit (304) routes tuples based on row indices of the tuples. Each tuple includes a product output by the one of the N multipliers and a row index output by an output port of the first switching circuit. N accumulator circuits (307) sum products of tuples having equal row indices.Type: ApplicationFiled: February 24, 2022Publication date: August 24, 2023Applicant: Xilinx, Inc.Inventors: Abhishek Kumar Jain, Dinesh Gaitonde
-
Patent number: 11735519Abstract: A package device comprises a first transceiver comprising a first integrated circuit (IC) die and transmitter circuitry, and a second transceiver comprising a second IC die and receiver circuitry. The receiver circuitry is coupled to the transmitter circuitry via a channel. The package device further comprises an interconnection device connected to the first IC die and the second IC die. The interconnection device comprises a channel connecting the transmitter circuitry with the receiver circuitry, and a passive inductive element disposed external to the first IC die and the second IC die and along the channel.Type: GrantFiled: June 24, 2021Date of Patent: August 22, 2023Assignee: XILINX, INC.Inventors: Zhaoyin Daniel Wu, Parag Upadhyaya, Hong Shi
-
Patent number: 11734217Abstract: Embodiments herein describe using software or firmware to manage the device capability list of a PCIe device. That is, rather than relying on pure hardware to advertise the capabilities of a PCIe device, the embodiments herein permit software or firmware executing on a processor in the PCIe device to manage read and write requests associated with discovering the capabilities of the device and configuring the device.Type: GrantFiled: December 13, 2021Date of Patent: August 22, 2023Assignee: XILINX, INC.Inventors: Sunita Jain, Bharat Kumar Gogada, Arjun Vynipadath, Meera Bagdai
-
Patent number: 11730325Abstract: Examples herein describe techniques for communicating between data processing engines in an array of data processing engines. In one embodiment, the array is a 2D array where each of the DPEs includes one or more cores. In addition to the cores, the data processing engines can include streaming interconnects which transmit streaming data using two different modes: circuit switching and packet switching. Circuit switching establishes reserved point-to-point communication paths between endpoints in the interconnect which routes data in a deterministic manner. Packet switching, in contrast, transmits streaming data that includes headers for routing data within the interconnect in a non-deterministic manner. In one embodiment, the streaming interconnects can have one or more ports configured to perform circuit switching and one or more ports configured to perform packet switching.Type: GrantFiled: September 7, 2021Date of Patent: August 22, 2023Assignee: XILINX, INC.Inventors: Peter McColgan, Goran Hk Bilski, Juan J. Noguera Serra, Jan Langer, Baris Ozgul, David Clarke
-
Patent number: 11733980Abstract: Implementing an application can include generating, from the application, a compact data flow graph (DFG) including load nodes, inserting, in the compact DFG, a plurality of virtual buffer nodes (VBNs) for each of a plurality of buffers of a data processing engine (DPE) array to be allocated to nets of the application, and, forming groups of one or more load nodes of the compact DFG based on shared buffer requirements of the loads on a per net basis. Virtual driver nodes (VDNs) that map to drivers of nets can be added to the compact DFG, where each group of the compact DFG is driven by a dedicated VDN. Connections between VDNs and load nodes through selected ones of the VBNs are created according to a plurality of constraints. The plurality of buffers are allocated to the nets based on the compact DFG as connected.Type: GrantFiled: December 10, 2021Date of Patent: August 22, 2023Assignee: Xilinx, Inc.Inventors: Brian Guttag, Satish B. Sivaswamy, Nitin Deshmukh