Abstract: A package includes a die having a conductive pad at a top surface of the die, a stud bump over and connected to the conductive pad, and a redistribution line over and connected to the stud bump. An electrical connector is over and electrically coupled to the redistribution line.
Abstract: a method of fabricating a semiconductor device is described below. The method includes stacking a plurality of semiconductor chips on each of regions in a substrate having a plurality of first grooves extending in a first direction and a plurality of second grooves extending in a second direction intersecting the first direction, the region being defined by the first grooves and the second grooves, providing an encapsulation portion covering a side of the substrate on which the semiconductor chips are stacked, removing a surface portion of the substrate on the opposite side to the side on which the semiconductor chips are stacked to expose the first grooves and the second grooves, and cutting the encapsulation portion along the first grooves and of second grooves. The device and the method can provide higher productivity.
Abstract: Provided is a highly reliable semiconductor device and a method for manufacturing same. The method for manufacturing the semiconductor device includes forming an interlayer insulating film on a semiconductor substrate, forming a conductive plug in the interlayer insulating film, the conductive plug having a top surface for forming the same plane as the top surface of the interlayer insulating film, forming a first titanium film on the interlayer insulating film and the conductive plug, forming an aluminum diffusion-preventing film on the first titanium film, forming a second titanium film on the aluminum diffusion-preventing film, forming an aluminum film on the second titanium film, and shaping the area from the aluminum film to the first titanium film by etching to form wiring.
Abstract: A printed circuit board assembly (PCBA) and a method to assemble the PCBA are disclosed. The PCBA includes a printed circuit board (PCB), an image sensing chip and a protection layer. The PCB includes a first insulation layer, a second insulation layer, a first electrically conductive layer, a second electrically conductive layer, and a third electrically conductive layer. The image sensing chip has a number of bonding pads with a sensor portion facing down through the second opening. The PCBA can function as an image sensing module and make the module have the thinnest thickness.
Abstract: A semiconductor device has a semiconductor die with an insulation layer formed over an active surface of the semiconductor die. A conductive layer is formed over the first insulating layer electrically connected to the active surface. A plurality of conductive pillars is formed over the conductive layer. A plurality of dummy pillars is formed over the first insulating layer electrically isolated from the conductive layer and conductive pillars. The semiconductor die is mounted to a substrate. A height of the dummy pillars is greater than a height of the conductive pillars to maintain the standoff distance between the semiconductor die and substrate. The dummy pillars can be formed over the substrate. The dummy pillars are disposed at corners of the semiconductor die and a central region of the semiconductor die. A mold underfill material is deposited between the semiconductor die and substrate.
Type:
Grant
Filed:
May 13, 2011
Date of Patent:
October 9, 2018
Assignee:
STATS ChipPAC Pte. Ltd.
Inventors:
KyungHoon Lee, SeongWon Park, KiYoun Jang, JaeHyun Lee
Abstract: One illustrative method disclosed includes, among other things, forming a layer of insulating material comprising a first insulating material above a substrate and forming a metallization blocking structure in the layer of insulating material at a location that is in a path of a metallization trench to be formed in the layer of insulating material, the metallization blocking structure comprising a second insulating material that is different from the first insulating material. The method also includes forming the metallization trench in the layer of insulating material on opposite sides of the metallization blocking structure and forming a conductive metallization line in the metallization trench on opposite sides of the metallization blocking structure.
Type:
Grant
Filed:
October 4, 2016
Date of Patent:
September 18, 2018
Assignee:
GLOBALFOUNDRIES Inc.
Inventors:
Ruilong Xie, Lars Liebmann, Daniel Chanemougame, Geng Han
Abstract: A Printed Circuit Board Assembly (PCBA) for forming an enhanced biometric module and a method for manufacturing the PCBA are disclosed. The method includes the steps of providing a PCB, a biometric sensing chip and SMDs; mounting the biometric sensing chip on the PCB with each bonding pad being electrically linked to one corresponding first contact pad; mounting the SMDs on second contact pads which are electrically linked thereto, respectively; and forming a protection layer. The present invention takes advantages of compact size of small conductive elements to avoid cracks in the protection layer.
Type:
Grant
Filed:
November 16, 2015
Date of Patent:
September 4, 2018
Assignee:
SunASIC Technologies, Inc.
Inventors:
Chung Hao Hsieh, Chi Chou Lin, Zheng Ping He
Abstract: A semiconductor package substrate includes an insulating substrate, a circuit pattern on the insulating substrate, a protective layer formed on the insulating substrate to cover the circuit pattern on the insulating substrate, a pad formed on the protective layer while protruding from a surface of the protective layer, and an adhesive member on the pad.
Type:
Grant
Filed:
May 24, 2013
Date of Patent:
August 28, 2018
Assignee:
LG INNOTEK CO., LTD.
Inventors:
Sung Wuk Ryu, Dong Sun Kim, Seung Yul Shin
Abstract: Providing the conductive paste for the material forming the conductive connecting member without disproportionately located holes (gaps), coarse voids, and cracks, which improves thermal cycle and is excellent in crack resistance and bonding strength.
Abstract: Various embodiments include methods of forming interconnect structures, and the structures formed by such methods. In one embodiment, an interconnect structure can include: a photosensitive polyimide (PSPI) layer including a pedestal portion; a controlled collapse chip connection (C4) bump overlying the pedestal portion of the PSPI layer; a solder overlying the C4 bump and contacting a side of the C4 bump; and an underfill layer abutting the pedestal portion of the PSPI and the C4 bump, wherein the underfill layer and the solder form a first interface separated from the PSPI pedestal.
Type:
Grant
Filed:
February 1, 2017
Date of Patent:
August 14, 2018
Assignee:
GLOBALFOUNDRIES INC.
Inventors:
Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
Abstract: One or more embodiments are related to a semiconductor device, comprising: a metallization layer comprising a plurality of portions, each of the portions having a different thickness. The metallization layer may be a final metal layer.
Abstract: A wiring substrate includes a first connection terminal and a protective insulation layer. The first connection terminal is electrically connected to a wiring layer by a via wiring and projects upward from an upper surface of an insulation layer. The protective insulation layer is located on the upper surface of the insulation layer to contact and cover a portion of a side surface of the first connection terminal. The first connection terminal includes a lower portion that is continuous with the via wiring and an upper portion that is continuous with the lower portion. The lower portion is smaller in crystal grain size than the upper portion. The lower portion and the upper portion are formed from the same metal material. The side surface of the lower portion has a higher roughness degree than the side surface of the upper portion.
Abstract: A method of forming a wafer stack includes providing a sub-stack comprising a first wafer and a second wafer. The sub-stack includes a first thermally-curable adhesive at an interface between the upper surface of the first wafer and the lower surface of the second wafer. A third wafer is placed on the upper surface of the second wafer. A second thermally-curable adhesive is present at an interface between the upper surface of the second wafer and the lower surface of the third wafer. Ultra-violet (UV) radiation is provided in a direction of the upper surface of the third wafer to cure a UV-curable adhesive in openings in the second wafer and in contact with portions of the third wafer so as to bond the third wafer to the sub-stack at discrete locations. Subsequently, the third wafer and the sub-stack are heated so to cure the first and second thermally-curable adhesives.
Abstract: A three-dimensional integrated circuit (3DIC) including a first substrate having a first surface and a second surface opposite to the first surface and a second substrate attached to the first surface of the first substrate. The 3DIC further includes an interconnect between attached to the first surface of the first substrate and the second substrate and a plurality of through vias formed in the first substrate and electrically coupled to the interconnect. The 3DIC further includes a protection layer over the second surface of the first substrate, wherein each of the plurality of through vias protrudes through the protection layer and a plurality of dies, each die of the plurality of dies attached to at least one through via of the plurality of through vias.
Abstract: A semiconductor device has a semiconductor die and an encapsulant deposited over the semiconductor die. A first insulating layer is formed over a first surface of the encapsulant and an active surface of the semiconductor die. A second insulating layer is formed over a second surface of the encapsulant opposite the first surface. A conductive layer is formed over the first insulating layer. The conductive layer includes a line-pitch or line-spacing of less than 5 ?m. The active surface of the semiconductor die is recessed within the encapsulant. A third insulating layer is formed over the semiconductor die including a surface of the third insulating layer coplanar with a surface of the encapsulant. The second insulating layer is formed prior to forming the conductive layer. A trench is formed in the first insulating layer. The conductive layer is formed within the trench.
Abstract: Embodiments of the present invention provide methods for fabricating a semiconductor device with buried local interconnects. One method may include providing a semiconductor substrate with fins etched into the semiconductor substrate; forming a first set of spacers along the sides of the fins; depositing a tungsten film over the top surface of the substrate; etching the tungsten film to form a buried local interconnect; forming a set of gates and a second set of spacers; forming a source and drain region adjacent to the fins; depositing a first insulating material over the top surface of the substrate; and creating contact between the set of gates and the source and drain region using an upper buried local interconnect.
Type:
Grant
Filed:
November 20, 2014
Date of Patent:
April 24, 2018
Assignee:
International Business Machines Corporation
Abstract: A method for making a semiconductor device may include bonding a top lead frame component, having recesses, with a bottom lead frame component to form a lead frame, the top and bottom lead frame components each including metal. The method may include mounting an IC on the lead frame, encapsulating the IC and the lead frame, and removing portions of the bottom lead frame component to define contacts for the IC.
Abstract: A method for selective bump formation on a wafer includes performing a wafer test on the wafer. Known good dies (KGDs) on the wafer are identified based on the wafer test performed. Solder bumps are formed on the KGDs.
Abstract: In one embodiment, a semiconductor device includes a semiconductor substrate having a first surface, and a second surface opposite to the first surface. The second surface defines a redistribution trench. The substrate has a via hole extending therethrough. The semiconductor device also includes a through via disposed in the via hole. The through via may include a via hole insulating layer, a barrier layer, sequentially formed on an inner wall of the via hole. The through via may further include a conductive connector adjacent the barrier layer. The semiconductor device additionally includes an insulation layer pattern formed on the second surface of the substrate. The insulation layer pattern defines an opening that exposes a region of a top surface of the through via. The semiconductor devices includes a redistribution layer disposed in the trench and electrically connected to the through via. The insulation layer pattern overlaps a region of the conductive connector.
Abstract: A process for fabricating an Integrated Circuit (IC) and the IC formed thereby is disclosed. The process comprises providing a substrate. The process further comprises forming a plurality of longitudinal trenches in the substrate and depositing a layer of a first conductive material on at least one longitudinal trench of the plurality of longitudinal trenches. A first layer of a second conductive material is deposited on the layer of the first conductive material. Thereafter, the process includes depositing a second layer of the second conductive material on the first layer of the second conductive material. The second layer of the second conductive material at least partially fills the at least one longitudinal trench. The first conductive material is selected such that a reduction potential of the first conductive material is less than a reduction potential of the second conductive material.
Type:
Grant
Filed:
August 16, 2011
Date of Patent:
April 10, 2018
Assignee:
INTEL CORPORATION
Inventors:
Charan Gurumurthy, Islam Salama, Houssam Jomaa, Ravi Tanikella