Patents Examined by Abul Kalam
-
Patent number: 9620545Abstract: A solid-state image pickup device includes an element isolation insulating film electrically isolating pixels on the surface of a well region; a first isolation diffusion layer electrically isolating the pixels under the element isolation insulating film; and a second isolation diffusion layer electrically isolating the pixels under the first isolation diffusion layer, wherein a charge accumulation region is disposed in the well region surrounded by the first and second isolation diffusion layers, the inner peripheral part of the first isolation diffusion layer forms a projecting region, an impurity having a conductivity type of the first isolation diffusion layer and an impurity having a conductivity type of the charge accumulation region are mixed in the projecting region, and a part of the charge accumulation region between the charge accumulation region and the second isolation diffusion layer is abutted or close to the second isolation diffusion layer under the projecting region.Type: GrantFiled: April 23, 2014Date of Patent: April 11, 2017Assignee: Sony Semiconductor Solutions CorporationInventors: Keiji Tatani, Hideshi Abe, Masanori Ohashi, Atsushi Masagaki, Atsuhiko Yamamoto, Masakazu Furukawa
-
Patent number: 9612487Abstract: The present invention provides an array substrate, a manufacturing method thereof and a display device, relates to the field of liquid crystal display technology, and can solve the problem of low aperture ratio of the existing array substrate. The array substrate of the present invention comprises: a light filtering layer provided on a substrate a thin film transistor formed thereon, a planarization layer covering the light filtering layer, and a pixel electrode provided above the planarization layer, the array substrate further comprises: a third electrode layer connected to a drain of the thin film transistor and extending onto the light filtering layer; and a contacting via penetrating through the planarization layer and provided above a portion of the third electrode layer on the light filtering layer, the pixel electrode being connected to the third electrode layer through the contacting via.Type: GrantFiled: April 15, 2014Date of Patent: April 4, 2017Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Qiangtao Wang, Hyunsic Choi, Zheng Fang
-
Patent number: 9607748Abstract: A micro-fabricated electromagnetic device is provided for on-circuit integration. The electromagnetic device includes a core. The core has a plurality of electrically insulating layers positioned alternatingly between a plurality of magnetic layers to collectively form a continuous laminate having alternating magnetic and electrically insulating layers. The electromagnetic device includes a coil embedded in openings of the semiconductor substrate. An insulating material is positioned in the cavity and between the coil and an inner surface of the core. A method of manufacturing the electromagnetic device includes providing a semiconductor substrate having openings formed therein. Windings of a coil are electroplated and embedded in the openings. The insulating material is coated on or around an exposed surface of the coil.Type: GrantFiled: September 3, 2014Date of Patent: March 28, 2017Assignee: Teledyne Scientific & Imaging, LLCInventors: Robert E. Mihailovich, Alex P. Papavasiliou, Vivek Mehrotra, Philip A. Stupar, Robert L. Borwick, III, Rahul Ganguli, Jeffrey F. DeNatale
-
Patent number: 9601694Abstract: A donor substrate for a laser transfer includes a base layer, a primer layer disposed on the base layer, a light-to-heat conversion layer disposed on the primer layer, and an intermediate layer disposed on the light-to-heat conversion layer, where the light-to-heat conversion layer includes graphene.Type: GrantFiled: December 18, 2013Date of Patent: March 21, 2017Assignee: SAMSUNG DISPLAY CO., LTDInventors: Ji-Young Kwon, Ji-Hwan Yoon, Sang-Woo Pyo, Ha-Jin Song, Byeong-Wook Yoo, Bum-Suk Lee, Ji-Myoung Ye, Yi-Seul Kim
-
Patent number: 9586816Abstract: The present disclosure relates to modifications to nanostructure based transparent conductors to achieve increased haze/light-scattering with different and tunable degrees of scattering, different materials, and different microstructures and nanostructures.Type: GrantFiled: December 3, 2010Date of Patent: March 7, 2017Assignee: CAM Holding CorporationInventors: Rimple Bhatia, Hash Pakbaz, Jelena Sepa, Teresa Ramos, Florian Pschenitzka, Michael A. Spaid, Karl Pichler
-
Patent number: 9590052Abstract: A semiconductor device includes a plurality of high-voltage insulated-gate field-effect transistors arranged in a matrix form on the main surface of a semiconductor substrate and each having a gate electrode, a gate electrode contact formed on the gate electrode, and a wiring layer which is formed on the gate electrode contacts adjacent in a gate-width direction to electrically connect the gate electrodes arranged in the gate-width direction. And the device includes shielding gates provided on portions of an element isolation region which lie between the transistors adjacent in the gate-width direction and gate-length direction and used to apply reference potential or potential of a polarity different from that of potential applied to the gate of the transistor to turn on the current path of the transistor to the element isolation region.Type: GrantFiled: January 8, 2014Date of Patent: March 7, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Hiroyuki Kutsukake, Kikuko Sugimae, Takeshi Kamigaichi
-
Patent number: 9583625Abstract: A method of forming a FinFET fin with low-doped and a highly-doped active portions and/or a FinFET fin having tapered sidewalls for Vt tuning and multi-Vt schemes and the resulting device are provided. Embodiments include forming an Si fin, the Si fin having a top active portion and a bottom active portion; forming a hard mask on a top surface of the Si fin; forming an oxide layer on opposite sides of the Si fin; implanting a dopant into the Si fin; recessing the oxide layer to reveal the active top portion of the Si fin; etching the top active portion of the Si fin to form vertical sidewalls; forming a nitride spacer covering each vertical sidewall; recessing the recessed oxide layer to reveal the active bottom portion of the Si fin; and tapering the active bottom portion of the Si fin.Type: GrantFiled: October 24, 2014Date of Patent: February 28, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Xusheng Wu, Min-hwa Chi, Edmund Kenneth Banghart
-
Patent number: 9576963Abstract: A manufacturing method of a vertical channel transistor array is provided. The method includes following steps. A plurality of embedded word lines are formed at bottoms of trenches, and each of the embedded word lines is located at a first side wall of one of the trenches and connected to first sides of the semiconductor pillars in the same row. Each of the embedded word lines is not connected to second sides of the semiconductor pillars in the same row, and the first sides are opposite to the second sides. Only one embedded word line is correspondingly connected to the semiconductor pillars arranged in one row. An isolation structure is formed between a second side wall of each of the trenches and each of the embedded word lines. The first side wall is opposite to the second side wall.Type: GrantFiled: May 6, 2014Date of Patent: February 21, 2017Assignee: Powerchip Technology CorporationInventor: Yukihiro Nagai
-
Patent number: 9576971Abstract: A memory stack structure includes a cavity including a back gate electrode, a back gate dielectric, a semiconductor channel, and at least one charge storage element. In one embodiment, a line trench can be filled with a memory film layer, and a plurality of semiconductor channels can straddle the line trench. The back gate electrode can extend along the lengthwise direction of the line trench. In another embodiment, an isolated memory opening overlying a patterned conductive layer can be filled with a memory film, and the back gate electrode can be formed within a semiconductor channel and on the patterned conductive layer. A dielectric cap portion electrically isolates the back gate electrode from a drain region. The back gate electrode can be employed to bias the semiconductor channel, and to enable sensing of multinary bits corresponding to different amounts of electrical charges stored in a memory cell.Type: GrantFiled: December 9, 2014Date of Patent: February 21, 2017Assignee: SANDISK TECHNOLOGIES LLCInventors: Yanli Zhang, Johann Alsmeier, Yingda Dong, Akira Matsudaira
-
Patent number: 9573352Abstract: A metal substrate includes a first insulating substrate, a second insulating substrate, a first metal layer and a second metal layer. The first insulating substrate has a first modified surface and a second surface opposite to the first modified surface. The first metal layer faces the second surface. The second insulating substrate is bonded on the first modified surface, such that the first insulating substrate is between the second insulating substrate and the first metal layer. The second metal layer is disposed on a side of the second insulating substrate, such that the second insulating substrate is between the first modified surface and the second metal layer. An original surface roughness of the first modified surface has a variation substantially less than 10% after the first modified surface is released from the second insulating substrate.Type: GrantFiled: September 3, 2014Date of Patent: February 21, 2017Assignee: AZOTEK CO., LTD.Inventor: Hung-Jung Lee
-
Patent number: 9577196Abstract: A method for fabricating an optoelectronic device includes forming an adhesion layer on a substrate, forming a material layer on the adhesion layer and applying release tape to the material layer. The substrate is removed at the adhesion layer by mechanically yielding the adhesion layer. A conductive layer is applied to the material layer on a side opposite the release tape to form a transfer substrate. The transfer substrate is transferred to a target substrate to join the target substrate to the conductive layer of the transfer substrate. The release tape is removed from the material layer to form a top emission optoelectronic device.Type: GrantFiled: February 28, 2014Date of Patent: February 21, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeehwan Kim, Ning Li, Devendra K. Sadana, Tze-bin Song
-
Patent number: 9577211Abstract: Provided are an organic electronic element equipped with a sealing layer having excellent gas barrier properties, transparency and the like, and a method for efficiently manufacturing such an organic electronic element. Disclosed are an organic electronic element including, on a substrate, a first electrode and a second electrode facing each other, with at least one organic functional layer being interposed therebetween, and a method for manufacturing such an organic electronic element, characterized in that a sealing layer is directly provided along the top surface and the lateral surface of the organic electronic element, and the sealing layer is obtained by implanting plasma ions into a coating film containing a silicon compound as a main component.Type: GrantFiled: February 6, 2013Date of Patent: February 21, 2017Assignee: LINTEC CORPORATIONInventor: Satoshi Naganawa
-
Patent number: 9570534Abstract: An organic light emitting diode display includes: a substrate including a first and a second gate electrode formed over a first and a second region, respectively, a first and a second gate insulator formed on the first and the second gate electrode, respectively, a first and a second semiconductor layer formed on the first and the second gate insulator, respectively, the first semiconductor layer including a first channel region, the second semiconductor layer including a second channel region, an interlayer insulator formed over the substrate and over at least part of the first and second semiconductor layers, a first and a second etching stop layer formed over the first and second channel regions, respectively, and surrounded by the interlayer insulator, and a first and a second source electrode and a first and a second drain electrode contacting the first and the second semiconductor layer, respectively, through the interlayer insulator.Type: GrantFiled: November 19, 2015Date of Patent: February 14, 2017Assignee: Samsung Display Co., Ltd.Inventors: Kyu-Sik Cho, Won-Kyu Lee, Tae-Hoon Yang, Byoung-Kwon Choo, Sang-Ho Moon, Bo-Kyung Choi, Yong-Hwan Park, Joon-Hoo Choi, Min-Chul Shin, Yun-Gyu Lee
-
Patent number: 9570350Abstract: Microfeature workpieces having interconnects and conductive backplanes and associated systems and methods are disclosed herein. One such device includes a semiconductor substrate having integrated circuitry and terminals electrically coupled to the integrated circuitry. The device also includes electrically conductive interconnects extending through at least a portion of the semiconductor substrate and electrically coupled to corresponding terminals. The device further includes a conductive backplane assembly having a conductive layer at a back side of the semiconductor substrate. One or more of the interconnects are electrically coupled to the conductive layer at the back side of the semiconductor substrate.Type: GrantFiled: July 1, 2015Date of Patent: February 14, 2017Assignee: Micron Technology, Inc.Inventor: Mark E. Tuttle
-
Patent number: 9570572Abstract: There is set forth herein a method of fabricating a contact interface formation. A layer of Ti metal can be deposited on a substrate and a layer of Ni metal can be deposited over the layer of Ti metal. An annealing process can be performed to form a contact interface formation having Ti in reacted form and Ni in reacted form.Type: GrantFiled: October 24, 2014Date of Patent: February 14, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Suraj K. Patil, Min-hwa Chi
-
Patent number: 9570682Abstract: Provided are a variable resistance semiconductor memory device which changes its resistance without being affected by an underlying layer and is suitable as a memory device of increased capacity, and a method of manufacturing the same. The semiconductor memory device in the present invention includes: a first contact plug formed inside a first contact hole penetrating through a first interlayer insulating layer; a lower electrode having a flat top surface and is thicker above the first interlayer insulating layer than above the first contact plug; a variable resistance layer; and an upper electrode. The lower electrode, the variable resistance layer, and the upper electrode compose a variable resistance element.Type: GrantFiled: October 9, 2015Date of Patent: February 14, 2017Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Takumi Mikawa, Takashi Okada
-
Patent number: 9559320Abstract: Described is a modulatable injection barrier and a semiconductor element comprising same. More particularly, the invention relates to a two-terminal, non-volatile programmable resistor. Such a resistor can be applied in non-volatile memory devices, and as an active switch e.g. in displays. The device comprises, in between electrode layers, a storage layer comprising a blend of a ferro-electric material and a semiconductor material. Preferably both materials in the blend are polymers.Type: GrantFiled: September 14, 2011Date of Patent: January 31, 2017Assignees: NEDERLANDSE ORGANISATIE VOOR TOEGEPAST-NATUURWETENSCHAPPELIJK ONDERZOEK TNO, IMEC VZWInventors: Paulus Wilhelmus Maria Blom, Bert De Boer, Kamal Asadi
-
Patent number: 9496210Abstract: A stackable package is placed within a mold during an encapsulation operation. A compliant surface, e.g., of a compliant film, of the mold is pressed down on upper interconnection balls of the stackable package to force upper portions of the upper interconnection balls into the mold. However, lower portions of the upper interconnection balls are exposed within a space between the compliant surface and a substrate of the stackable package. The space is filled with a dielectric material to form a package body. The package body is formed while at the same time exposing the upper portions of upper interconnection balls from the package body in a single encapsulation operation. By avoiding selective removal of the package body to expose the upper interconnection balls, the number of operations as well as cost to manufacture the stackable package is minimized.Type: GrantFiled: June 7, 2013Date of Patent: November 15, 2016Inventors: Robert Francis Darveaux, Roger D. St. Amand, Vladimir Perelman
-
Patent number: 9478600Abstract: A semiconductor structure is provided that includes a material stack including an epitaxially grown semiconductor layer on a base semiconductor layer, a dielectric layer on the epitaxially grown semiconductor layer, and an upper semiconductor layer present on the dielectric layer. A capacitor is present extending from the upper semiconductor layer through the dielectric layer into contact with the epitaxially grown semiconductor layer. The capacitor includes a node dielectric present on the sidewalls of the trench and an upper electrode filling at least a portion of the trench. A substrate contact is present in a contact trench extending from the upper semiconductor layer through the dielectric layer and the epitaxially semiconductor layer to a doped region of the base semiconductor layer. A substrate contact is also provided that contacts the base semiconductor layer through the sidewall of a trench. Methods for forming the above-described structures are also provided.Type: GrantFiled: February 7, 2014Date of Patent: October 25, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Geng Wang, Roger A. Booth, Jr., Kangguo Cheng, Joseph Ervin, Chengwen Pei, Ravi M. Todi
-
Patent number: 9461079Abstract: An imager having a pixel cell having an associated strained silicon layer. The strained silicon layer increases charge transfer efficiency, decreases image lag, and improves blue response in imaging devices.Type: GrantFiled: November 9, 2010Date of Patent: October 4, 2016Assignee: Micron Technology, Inc.Inventor: Chandra Mouli