Patents Examined by Abul Kalam
-
Patent number: 9425133Abstract: An integrated circuit includes circuitry, a first conductor coupled to the circuitry, a conductive pad coupled to the first conductor, and a second conductor coupled to the conductive pad. The second conductor would be floating but for its coupling to the conductive pad. The second conductor may be spaced apart from the first conductor by a distance that is substantially equal to a width of a merged spacer that was formed from a merging of single sidewall spacers over a conductive material from which the first and second conductors were formed.Type: GrantFiled: February 20, 2013Date of Patent: August 23, 2016Assignee: Micron Technology, Inc.Inventor: Roger W Lindsay
-
Patent number: 9419035Abstract: An example image sensor includes first, second, and third micro-lenses. The first micro-lens is in a first color pixel and has a first curvature and a first height. The second micro-lens is in a second color pixel and has a second curvature and a second height. The third micro-lens is in a third color pixel and has a third curvature and a third height. The first curvature is the same as both the second curvature and the third curvature and the first height is greater than the second height and the second height is greater than the third height, such that light absorption depths for the first, second, and third color pixels are the same.Type: GrantFiled: January 5, 2012Date of Patent: August 16, 2016Assignee: OmniVision Technologies, Inc.Inventors: Fei Wu, Hongjun Li, Yin Qian, Hsin-Chih Tai, Howard E. Rhodes, Jizhang Shan
-
Patent number: 9419182Abstract: Solid-state radiation transducer (SSRT) devices having buried contacts that are at least partially transparent and associated systems and methods are disclosed herein. An SSRT device configured in accordance with a particular embodiment can include a radiation transducer including a first semiconductor material, a second semiconductor material, and an active region between the first semiconductor material and the second semiconductor material. The SSRT device can further include first and second contacts electrically coupled to the first and second semiconductor materials, respectively. The second contact can include a plurality of buried-contact elements electrically coupled to the second semiconductor material. Individual buried-contact elements can have a transparent portion directly adjacent to the second semiconductor material. The second contact can further include a base portion extending between the buried-contact elements, such as a base portion that is least partially planar and reflective.Type: GrantFiled: January 5, 2012Date of Patent: August 16, 2016Assignee: Micron Technology, Inc.Inventors: Martin F. Schubert, Vladimir Odnoblyudov, Lifang Xu
-
Patent number: 9412601Abstract: A method for processing a carrier may include: forming a plurality of structure elements at least one of over and in a carrier, wherein at least two adjacent structure elements of the plurality of structure elements have a first distance between each other; depositing a first layer over the plurality of structure elements having a thickness which equals the first distance between the at least two adjacent structure elements; forming at least one additional layer over the first layer, wherein the at least one additional layer covers an exposed surface of the first layer; removing a portion of the at least one additional layer to expose the first layer partially; and partially removing the first layer, wherein at least one sidewall of the at least two adjacent structure elements is partially exposed.Type: GrantFiled: March 15, 2013Date of Patent: August 9, 2016Assignee: INFINEON TECHNOLOGIES DRESDEN GMBHInventors: Stefan Tegen, Marko Lemke
-
Patent number: 9401407Abstract: An object is to provide a transistor having a novel electrode structure capable of substantially maintaining on-state current while parasitic capacitance generated in an overlap portion between a source electrode layer (a drain electrode layer) and a gate electrode layer is reduced. Parasitic capacitance is reduced by using a source electrode layer and a drain electrode in a comb shape in a transistor. Curved current flowing from side edges of electrode tooth portions can be generated by controlling the width of an end of a comb-shaped electrode layer or the interval between the electrode tooth portions. This curved current compensates for a decrease in linear current due to a comb electrode shape; thus, on-state current can be kept unchanged even when parasitic capacitance is reduced.Type: GrantFiled: March 31, 2011Date of Patent: July 26, 2016Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiroyuki Miyake, Masayo Kayama
-
Patent number: 9368748Abstract: For a display device and manufacturing method for the display device, the method comprises steps of: disposing a plurality of recesses on the cover body; coating glass frit in the recesses; sintering the glass frit for forming sintered blocks; disposing display auxiliary members on the cover body having the sintered blocks formed thereon; and irradiating the sintered blocks by laser to combine the cover and the display substrate with the sintered blocks. The present invention can prevent the display auxiliary members of the cover from being damaged in the packaging process of the display device.Type: GrantFiled: June 26, 2013Date of Patent: June 14, 2016Assignee: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventor: Tai-pi Wu
-
Patent number: 9355888Abstract: A device includes a semiconductor substrate and implant isolation region extending from a top surface of the semiconductor substrate into the semiconductor substrate surrounding an active region. A gate dielectric is disposed over an active region of the semiconductor substrate and extends over the implant isolation region. A gate electrode is disposed over the gate dielectric and two end cap hardmasks are between the gate dielectric and the gate electrode over the implant isolation region. The two end cap hardmasks include same dopants as those implanted into the active region.Type: GrantFiled: October 1, 2012Date of Patent: May 31, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Min-Feng Kao, Dun-Nian Yaung, Jen-Cheng Liu, Tzu-Hsuan Hsu, Wen-De Wang, Wen-I Hsu
-
Patent number: 9337201Abstract: A memory cell includes a vertically oriented transistor having an elevationally outer source/drain region, an elevationally inner source/drain region, and a channel region elevationally between the inner and outer source/drain regions. The inner source/drain region has opposing laterally outer sides. One of a pair of data/sense lines is electrically coupled to and against one of the outer sides of the inner source/drain region. The other of the pair of data/sense lines is electrically coupled to and against the other of the outer sides of the inner source/drain region. An access gate line is elevationally outward of the pair of electrically coupled data/sense lines and is operatively adjacent the channel region. A charge storage device is electrically coupled to the outer source/drain region. Other embodiments and additional aspects, including methods, are disclosed.Type: GrantFiled: September 12, 2012Date of Patent: May 10, 2016Assignee: Micron Technology, Inc.Inventors: Lars Heineck, Jaydip Guha
-
Patent number: 9330957Abstract: A process for assembling a first wafer and a second wafer each bevelled on their peripheries includes excavating the bevelled peripheral part of at least one first side of the first wafer to create a deposit bordering the region excavated in the material of the first wafer. The first side and a second side of the second wafer are then bonded together.Type: GrantFiled: December 19, 2011Date of Patent: May 3, 2016Assignees: STMICROELECTRONICS (CROLLES 2) SAS, COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Aomar Halimaoui, Marc Zussy
-
Patent number: 9293520Abstract: A semiconductor structure is provided that includes a material stack including an epitaxially grown semiconductor layer on a base semiconductor layer, a dielectric layer on the epitaxially grown semiconductor layer, and an upper semiconductor layer present on the dielectric layer. A capacitor is present extending from the upper semiconductor layer through the dielectric layer into contact with the epitaxially grown semiconductor layer. The capacitor includes a node dielectric present on the sidewalls of the trench and an upper electrode filling at least a portion of the trench. A substrate contact is present in a contact trench extending from the upper semiconductor layer through the dielectric layer and the epitaxially semiconductor layer to a doped region of the base semiconductor layer. A substrate contact is also provided that contacts the base semiconductor layer through the sidewall of a trench. Methods for forming the above-described structures are also provided.Type: GrantFiled: March 18, 2013Date of Patent: March 22, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Geng Wang, Roger A. Booth, Jr., Kangguo Cheng, Joseph Ervin, Chengwen Pei, Ravi M. Todi
-
Patent number: 9287178Abstract: Aspects of the disclosure provide a multi-gate field effect transistor (FET) formed on a bulk substrate that includes an isolated fin and methods of forming the same. In one embodiment, the multi-gate FET includes: a plurality of silicon fin structures formed on the bulk substrate, each silicon fin structure including a body region, a source region, and a drain region; wherein a bottom portion the body region of each silicon fin structure includes a tipped shape to isolate the body region from the bulk substrate, and wherein the plurality of silicon fin structures are attached to the bulk substrate via at least a portion of the source region, or at least a portion of the drain region, or both.Type: GrantFiled: October 1, 2012Date of Patent: March 15, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Hongmei Li, Junjun Li
-
Patent number: 9263553Abstract: A transistor includes a substrate, a source terminal and a drain terminal, each terminal being supported by the substrate, and the source and drain terminal being separated by a portion of the substrate, a layer of semiconductive material deposited so as to cover the portion of the substrate and to connect the source terminal to the drain terminal, a layer of dielectric material deposited so as to cover at least a portion of the layer of semiconductive material, and a layer of electrically conductive material deposited so as to cover at least a portion of the layer of dielectric material. The layer of electrically conductive material providing a gate terminal to which a potential may be applied to control a conductivity of the layer of semiconductive material connecting the source and drain terminals.Type: GrantFiled: March 29, 2011Date of Patent: February 16, 2016Assignee: Pragmatic Printing LimitedInventor: Richard David Price
-
Patent number: 9245807Abstract: A transistor region of a first semiconductor layer and a capacitor region in the first semiconductor layer are isolated. A dummy gate structure is formed on the first semiconductor layer in the transistor region. A second semiconductor layer is formed on the first semiconductor layer. First and second portions of the second semiconductor layer are located in the transistor region, and a third portion of the second semiconductor layer is located in the capacitor region. First, second, and third silicide regions are formed on the first, second, and third portions of the second semiconductor layer, respectively. After forming a dielectric layer, the dummy gate structure is removed forming a first cavity. At least a portion of the dielectric layer located above the third silicide region is removed forming a second cavity. A gate dielectric is formed in the first cavity and a capacitor dielectric in the second cavity.Type: GrantFiled: January 27, 2014Date of Patent: January 26, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Kangguo Cheng, Bruce Doris, Ali Khakifirooz, Ghavam G. Shahidi
-
Semiconductor light emitting device and method for manufacturing semiconductor light emitting device
Patent number: 9246065Abstract: According to one embodiment, a semiconductor light emitting device includes a light emitting section, a light transmitting section, a wavelength conversion section, a first conductive section, a second conductive section and a sealing section. The light emitting section includes a first major surface, a second major surface opposite from the first major surface, and a first electrode section and a second electrode section formed on the second major surface. The light transmitting section is provided on a side of the first major surface. The wavelength conversion section is provided over the light transmitting section. The wavelength conversion section is formed from a resin mixed with a phosphor, and hardness of the cured resin is set to exceed 10 in Shore D hardness.Type: GrantFiled: September 19, 2014Date of Patent: January 26, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Tomomichi Naka -
Patent number: 9245888Abstract: A semiconductor device is disclosed. In accordance with a first aspect of the present invention the device includes a semiconductor chip having a substrate, a first supply terminal electrically coupled to the substrate to provide a first supply potential (VS) and a load current to the substrate, and a second supply terminal operably provided with a second supply potential. A first vertical transistor is integrated in the semiconductor chip and electrically coupled between the supply terminal and an output terminal. The first vertical transistor is configured to provide a current path for the load current to the output terminal in accordance with a control signal, which is provided to a gate electrode of the first vertical transistor.Type: GrantFiled: September 29, 2012Date of Patent: January 26, 2016Assignee: Infineon Technologies AGInventors: Luca Petruzzi, Bernhard Auer, Paolo Del Croce, Markus Ladurner
-
Patent number: 9240527Abstract: In manufacturing a submount, a first electrode layer (12) is formed as a layer on the surface of a submount substrate (11); a side surface (122) of the first electrode layer (12) is formed on substantially the same plane as a side surface (112) of the submount substrate (11); and the side surface (122) of the first electrode layer (12) is a connection surface for creating an electrical connection with the first electrode layer (12). By making the first electrode layer (12) sufficiently thick, the surface area of the side surface (122) can be made sufficiently large to allow, for example, wire bonding using the side surface (122). Further, components such as an optical element (14) can be protected by a sealing material (16).Type: GrantFiled: September 5, 2014Date of Patent: January 19, 2016Assignee: Advanced Photonics, Inc.Inventors: Xueliang Song, Foo Cheong Yit, Katsumasa Horiguchi, Shurong Wang
-
Patent number: 9224733Abstract: A semiconductor structure includes a first PMOS transistor element having a gate region with a first gate metal associated with a PMOS work function and a first NMOS transistor element having a gate region with a second metal associated with a NMOS work function. The first PMOS transistor element and the first NMOS transistor element form a first CMOS device. The semiconductor structure also includes a second PMOS transistor that is formed in part by concurrent deposition with the first NMOS transistor element of the second metal associated with a NMOS work function to form a second CMOS device with different operating characteristics than the first CMOS device.Type: GrantFiled: October 4, 2013Date of Patent: December 29, 2015Assignee: Mie Fujitsu Semiconductor LimitedInventors: Lucian Shifren, Pushkar Ranade, Sachin R. Sonkusale
-
Patent number: 9219092Abstract: A device includes a semiconductor substrate, which has a front side and a backside. A photo-sensitive device is disposed on the front side of the semiconductor substrate. A first and a second grid line are parallel to each other, and are disposed on the backside of, and overlying, the semiconductor substrate. A stacked layer includes an adhesion layer, a metal layer over the adhesion layer, and a high-refractive index layer over the metal layer. The adhesion layer, the metal layer, and the high-refractive index layer are substantially conformal, and extend on top surfaces and sidewalls of the first and the second grid lines.Type: GrantFiled: February 14, 2012Date of Patent: December 22, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shiu-Ko JangJian, Szu-An Wu, Sheng-Wen Chen
-
Patent number: 9202884Abstract: A process is disclosed of forming metal replacement gates for PMOS transistors with oxygen in the metal gates such that the PMOS gates have effective work functions above 4.85. Metal work function layers in the PMOS gates are oxidized at low temperature to increase their effective work functions to the desired PMOS range. Hydrogen may also be incorporated at an interface between the metal gates and underlying gate dielectrics. Materials for the metal work function layers and processes for the low temperature oxidation are disclosed.Type: GrantFiled: May 4, 2011Date of Patent: December 1, 2015Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Hiroaki Niimi, James Joseph Chambers
-
Patent number: 9178099Abstract: Embodiments generally relate to optoelectronic semiconductor devices such as photovoltaic cells. In one aspect, a method for forming a device includes forming an absorber layer made of gallium arsenide (GaAs) and having one type of doping, and forming an emitter layer made of a different material and having a higher bandgap than the absorber layer. An intermediate layer can be formed between emitter and absorber layers. A heterojunction and p-n junction are formed between the emitter layer and the absorber layer, where the p-n junction is formed at least partially within the different material at a location offset from the heterojunction. A majority of the absorber layer can be outside of a depletion region formed by the p-n junction. The p-n junction causes a voltage to be generated in the cell in response to the cell being exposed to light at a front side.Type: GrantFiled: April 19, 2012Date of Patent: November 3, 2015Assignee: ALTA DEVICES, INC.Inventors: Hui Nie, Brendan M. Kayes, Isik C. Kizilyalli