Abstract: Bipolar junction transistors include a collector, a base on the collector, and an emitter on the base. The base is between the collector and the emitter. The emitter comprises first portions and a second portion on the base. The first portions of the emitter are between the second portion of the emitter and the base. The first portions and the second portion comprise doped areas that are doped with the same polarity impurity in different concentrations. The base comprises a doped area that is doped with an opposite polarity impurity from the first and second portions of the emitter. The first portions of the emitter extend from the second portion of the emitter into the base. Specifically, the second portion has a bottom surface contacting the base, and the first portions comprise at least two separate impurity regions extending from the bottom surface of the second portion into the base.
Abstract: Embodiments of hybrid-bonded semiconductor structures and methods for forming a hybrid-bonded semiconductor structure are disclosed. The method can include providing a substrate and forming a base dielectric layer on the substrate. The method also includes forming first and second conductive structures in the base dielectric layer and disposing an alternating dielectric layer stack. Disposing alternating dielectric layer stack includes disposing a first dielectric layer on the base dielectric layer and the first and second conductive structures and sequentially disposing second, third, and fourth dielectric layers. The method further includes planarizing the disposed alternating dielectric layer stack and etching the alternating dielectric layer stack to form first and second openings using preset etching rates for each of the first, second, third, and fourth dielectric layers. The etching continues until at least portions of the first and second conductive structures are exposed.
Abstract: A formulation comprising an n-type organic semiconductor, a p-type organic semiconductor and a solvent mixture comprising a first solvent and a second solvent wherein the first solvent is an alkylated aromatic hydrocarbon, for example trimethylbenzene, and the second solvent is a benzene substituted with two or more substituents including at least two C1-6 alkoxy groups, for example dimethoxybenzene. The formulation may be used to form the photoactive layer (3) of a photosensitive organic electronic device, for example an organic photo detector, comprising an anode (2) a cathode (4) and the photoactive layer between the anode and the cathode.
Abstract: The present disclosure provides a fan-out antenna packaging structure for a semiconductor chip and its fabricating method. The structure is a stacked-up two sets of metal connecting columns and antenna metal patterns arranged in two sequential layers of packaging materials sealing the chip. The two sets of metal interconnecting structures in the two layers of packaging materials may have different thicknesses. In some applications there can be more than two sets of the stacked-up antenna structures, fabricated around the chip at one side of a rewiring layer. The chip is interconnected to external metal bumps on the other side of the rewiring layer.
Abstract: The present disclosure provides an image capturing assembly and its packaging method, a lens module and an electronic device. The packaging method includes: providing a photosensitive chip; mounting an optical filter on the photosensitive chip; providing a carrier substrate and temporarily bonding the photosensitive chip and functional components on the carrier substrate; and forming an encapsulation layer on the carrier substrate and at least between the photosensitive chip and the functional components.
Type:
Grant
Filed:
December 31, 2018
Date of Patent:
April 5, 2022
Assignee:
Ningbo Semiconductor International Corporation
Abstract: Semiconductor packages and methods of forming the same are provided. One of the semiconductor packages includes a first semiconductor die, an adhesive layer, a second semiconductor die and an underfill. The first semiconductor die includes a first surface, and the first surface includes a central region and a peripheral region surrounding the central region. The adhesive layer is adhered to the peripheral region and exposes the central region. The second semiconductor die is stacked over the first surface of the first semiconductor die. The underfill is disposed between the first semiconductor die and the second semiconductor die.
Abstract: A package includes a die and a redistribution structure. The die has an active surface and is wrapped around by an encapsulant. The redistribution structure disposed on the active surface of the die and located above the encapsulant, wherein the redistribution structure comprises a conductive via connected with the die, a routing pattern located above and connected with the conductive via, and a seal ring structure, the seal ring structure includes a first seal ring element and a second seal ring element located above and connected with the first seal ring element, wherein the second seal ring element includes a seed layer sandwiched between the first seal ring element and the second seal ring element, and a top surface of the first seal ring element is substantially coplanar with a top surface of the conductive via.
Abstract: A method of die and clip attachment includes providing a clip, a die and a substrate, laminating a sinterable silver film on the clip and the die, depositing a tack agent on the substrate, placing the die on the substrate, placing the clip on the die and the substrate to create a substrate, die and clip package, and sintering the substrate, die and clip package.
Type:
Grant
Filed:
December 16, 2015
Date of Patent:
March 29, 2022
Assignees:
Alpha Assembly Solutions, Inc., Advanced Packaging Center BV
Abstract: A pick and place LED testing apparatus, comprising: a test station operative in use to power a group of LEDs; a bondhead operative in use to pick said group of LEDs from a source wafer and place said group of LEDs on said test station for testing; and an optical sensor operative in use to measure an optical characteristic of said group of LEDs when tested, wherein at least a portion of said bondhead is translucent to provide an optical path from said group of LEDs to said optical sensor.
Type:
Grant
Filed:
July 31, 2020
Date of Patent:
March 15, 2022
Assignee:
ASM TECHNOLOGY SINGAPORE PTE LTD
Inventors:
Shun Yan Lee, Sai Kit Wong, Chi Wah Yuen, Ka Yee Mak, Gary Peter Widdowson
Abstract: A method for fabricating a semiconductor device including a self-aligned top via includes subtractively etching a conductive layer to form at least a first conductive line on a substrate. After the subtractive etching, the method further includes forming a barrier layer along the substate and along the first conductive line, planarizing at least portions of the barrier layer to obtain at least an exposed first conductive line, recessing at least the exposed first conductive line to form a first recessed conductive line, and forming conductive material in a via opening on the first recessed conductive line.
Type:
Grant
Filed:
March 17, 2020
Date of Patent:
March 15, 2022
Assignee:
International Business Machines Corporation
Inventors:
Brent Anderson, Lawrence A. Clevenger, Kisik Choi, Nicholas Anthony Lanzillo, Christopher J. Penny, Robert Robison
Abstract: An integrated circuit (IC) package comprises a semiconductor die, a leadframe comprising a plurality of leads coupled to bond pads on the semiconductor die, and an electrically conductive member electrically coupled to the leadframe. A magnetic mold compound encapsulates the electrically conductive member to form an inductor. A non-magnetic mold compound encapsulates the semiconductor die, the leadframe, and the magnetic mold compound.
Type:
Grant
Filed:
December 26, 2018
Date of Patent:
March 8, 2022
Assignee:
TEXAS INSTRUMENTS INCORPORATED
Inventors:
Dongbin Hou, Steven Alfred Kummerl, Roberto Giampiero Massolini, Joyce Marie Mullenix
Abstract: Provided are an active matrix substrate having a reduced driving voltage and excellent adhesion between a dielectric layer and a water-repellent layer and a microfluidic device including the substrate. The active matrix substrate includes an array electrode, a dielectric layer covering the array electrode, and a first water-repellent layer in this order on a first substrate. The dielectric layer includes a silicon nitride film located on the side in contact with the first water-repellent layer, and the silicon nitride film has a surface layer region containing oxygen in the surface on the side in contact with the first water-repellent layer.
Abstract: A semiconductor substrate includes a single crystal Ga2O3-based substrate and a polycrystalline substrate that are bonded to each other. A thickness of the single crystal Ga2O3-based substrate is smaller than a thickness of the polycrystalline substrate, and a fracture toughness value of the polycrystalline substrate is higher than a fracture toughness value of the single crystal Ga2O3-based substrate.
Type:
Grant
Filed:
July 9, 2018
Date of Patent:
March 1, 2022
Assignees:
TAMURA CORPORATION, SICOXS Corporation, National Institute of Information and Commnications Technology
Abstract: Disclosed is a Group III nitride semiconductor template for a 300-400 nm near-ultraviolet light emitting semiconductor device, the template including: a growth substrate; a nucleation layer based on AlxGa1-xN (0<x?1, x>y); and a monocrystalline Group III nitride semiconductor layer based on AlyGa1-yN (y>0), and a near-ultraviolet light emitting semiconductor device using the template.
Type:
Grant
Filed:
December 28, 2018
Date of Patent:
March 1, 2022
Assignee:
Soft-Epi Inc.
Inventors:
Sung Min Hwang, In Sung Cho, Won Taeg Lim, Doo Soo Kim
Abstract: A semiconductor device includes a substrate having a first region, a second region, a first buffer region, and a second buffer region. A plurality of conductive lines is disposed on the first region of the substrate. An inductor is disposed on the second region of the substrate, and a dummy pattern is disposed on the first buffer region of the substrate. The first buffer region is provided between the first region and the second region. The second buffer region is provided between the first buffer region and the second region.
Abstract: An integral multifunction chip is provided. The integral multifunction chip includes an electronic fuse and an interface fuse. The interface fuse and the electronic fuse are disposed in parallel and integrated in a single chip. In a case where only a single chip is provided, the integral multifunction chip of the present disclosure can be selectively operated in a working mode of the electronic fuse or the interface fuse, so that convenience of use of the integral multifunction chip can be improved.
Abstract: A semiconductor device has a plurality of first semiconductor die with an encapsulant deposited over a first surface of the first semiconductor die and around the first semiconductor die. An insulating layer is formed over the encapsulant and over a second surface of the first semiconductor die opposite the first surface. The insulating layer includes openings over the first semiconductor die. A first conductive layer is formed over the first semiconductor die within the openings. A second conductive layer is formed over the first conductive layer to form vertical conductive vias. A second semiconductor die is disposed over the first semiconductor die and electrically connected to the first conductive layer. A bump is formed over the second conductive layer outside a footprint of the first semiconductor die. The second semiconductor die is disposed over an active surface or a back surface of the first semiconductor die.
Abstract: A semiconductor device having a semiconductor substrate that includes first to third epitaxial layers provided sequentially on a starting substrate, the third epitaxial layer forming a pn junction with the second epitaxial layer, and including a plurality of first semiconductor regions formed on a second semiconductor region. The semiconductor device further includes a plurality of trenches penetrating the first and second semiconductor regions to reach the second epitaxial layer, a plurality of gate electrodes provided in the trenches respectively via a gate insulating film, a metal film in ohmic contact with the first semiconductor regions, a first electrode electrically connected to the first semiconductor regions via the metal film, and a second electrode provided at a back surface of the starting substrate. Each of the starting substrate and the first to third epitaxial layers contains silicon carbide.
Abstract: An imaging device includes: a semiconductor layer including a first region of a first conductivity, a second region of a second conductivity opposite to the first conductivity, and a third region of the second conductivity; a photoelectric converter electrically connected to the first region and converting light into charge; a first transistor including a first source, a first drain, and a first gate above the second region, the first region corresponding to the first source or drain; and a second transistor including a second source, a second drain, and a second gate of the second conductivity above the third region, the first region corresponding to the second source or drain, and the second gate being electrically connected to the first region. The concentration of an impurity of the second conductivity in the third region is higher than that of an impurity of the second conductivity in the second region.
Abstract: Disclosed herein is a semiconductor integrated circuit device which can ensure sufficient power supply ability and ESD protection capability for an I/O cell without increasing the area of the semiconductor integrated circuit. In-row power supply interconnects provided in I/O cell rows are connected to a power supply interconnect provided between the I/O cell rows via power supply interconnects. The power supply interconnect is thicker than the in-row power supply interconnects.