Patents Examined by Bo B Jang
-
Patent number: 11024614Abstract: A method for manufacturing micro LED panel and micro LED panel thereof is disclosed. The method includes defining a plurality of pixel regions on an optical element carrier; providing a first solder portion, or a first solder portion, a second solder portion and a third solder portion in each pixel region; selecting a plurality of process substrates and defining a process area on each process substrate; setting a first process mode, a second process mode and a third process mode, and determining the number of process substrates in the first process mode, the second process mode and the third process mode according to the number of units; then the process area of the process substrate will form a plurality of first micro light emitting chips corresponding to the position of the first soldering portion.Type: GrantFiled: February 5, 2020Date of Patent: June 1, 2021Assignee: UNITY OPTO TECHNOLOGY CO., LTD.Inventors: Ching-Huei Wu, Wei-Chung Lin
-
Patent number: 11018122Abstract: This application describes a subpixel apparatus comprising two transistors, a capacitor, and a small LED. The transistors and capacitor are fabricated in such a manner as to occupy a reduced area and have the small LED overlie them. Methods to form the subpixel apparatus are discussed.Type: GrantFiled: October 31, 2019Date of Patent: May 25, 2021Assignee: Black Peak LLCInventor: Scott Brad Herner
-
Patent number: 11018163Abstract: The present disclosure provides a fan-out structure and a method for manufacturing the same, and a display panel, relating to the field of display technology. The fan-out structure includes a plurality of fan-out units for connecting a drive circuit to a display area, wherein each of the fan-out units includes a fan-out line, and at least one of the fan-out units further includes a resistance adjustment unit connected to a corresponding fan-out line, and the resistance adjustment unit is configured to make a resistance difference between different fan-out units smaller than a first threshold.Type: GrantFiled: August 23, 2018Date of Patent: May 25, 2021Assignees: Chongqing BOE Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Yunze Li, Ni Yang, Zhijian Qi, Qi Hu, Jianfeng Liu
-
Patent number: 11011648Abstract: A semiconductor device with favorable electric characteristics is provided. The semiconductor device includes a first insulating layer, a second insulating layer, an oxide semiconductor layer, and first to third conductive layers. The oxide semiconductor layer includes a region in contact with the first insulating layer, the first conductive layer is connected to the oxide semiconductor layer, and the second conductive layer is connected to the oxide semiconductor layer. The second insulating layer includes a region in contact with the oxide semiconductor layer, and the third conductive layer includes a region in contact with the second insulating layer. The oxide semiconductor layer includes first to third regions. The first region and the second region are separated from each other, and the third region is located between the first region and the second region. The third region and the third conductive layer overlap with each other with the second insulating layer located therebetween.Type: GrantFiled: October 21, 2019Date of Patent: May 18, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Junichi Koezuka, Masami Jintyou, Yukinori Shima
-
Patent number: 11011478Abstract: A semiconductor device includes an integrated circuit, an outer seal ring, and an inner seal ring. The outer seal ring forms a first closed loop surrounding the integrated circuit. The inner seal ring is between the outer seal ring and the integrated circuit. The inner seal ring has a first seal portion surrounding the integrated circuit and a second seal portion spaced apart from the first seal portion, a first connector interconnecting the first seal portion and the second seal portion, and a second connector spaced apart from the first connector and interconnecting the first seal portion and the second seal portion. The first seal portion, the second seal portion, the first connector, and the second connector form a second closed loop.Type: GrantFiled: July 26, 2019Date of Patent: May 18, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ming-Hui Yang, Chun-Ting Liao, Yi-Te Chen, Chen-Yuan Chen, Ho-Chun Liou
-
Patent number: 11011379Abstract: Disclosed herein are methods of doping a fin-shaped channel region of a partially fabricated 3-D transistor on a semiconductor substrate. The methods may include forming a multi-layer dopant-containing film on the substrate, forming a capping film comprising a silicon carbide material, a silicon nitride material, a silicon carbonitride material, or a combination thereof, the capping film located such that the multi-layer dopant-containing film is located in between the substrate and the capping film, and driving dopant from the dopant-containing film into the fin-shaped channel region. Multiple dopant-containing layers of the film may be formed by an atomic layer deposition process which includes adsorbing a dopant-containing film precursor such that it forms an adsorption-limited layer on the substrate and reacting adsorbed dopant-containing film precursor.Type: GrantFiled: August 29, 2019Date of Patent: May 18, 2021Assignee: Lam Research CorporationInventors: Reza Arghavani, Samantha Tan, Bhadri N. Varadarajan, Adrien LaVoie, Ananda K. Banerji, Jun Qian, Shankar Swaminathan
-
Patent number: 10998223Abstract: In a method for processing a target object, the target object includes a wiring layer having a wiring, a diffusion barrier film provided on the wiring layer, an insulating film provided on the diffusion barrier film, and a metal mask provided on the insulating film and having an opening, and the insulating film has a trench formed at a part of a portion exposed through the opening and a first via hole provided at a part of the trench. The method includes: a first step of forming a sacrificial film on the trench and a side surface of the first via hole of the target object; and a second step of forming a second via hole at a deeper portion than a bottom surface of the first via hole by etching the sacrificial film and the insulating film and removing the sacrificial film from the trench and the first via hole.Type: GrantFiled: July 31, 2018Date of Patent: May 4, 2021Assignee: Tokyo Electron LimitedInventors: Seiji Yokoyama, Yasutaka Hama
-
Patent number: 10998346Abstract: A display device includes a driving gate electrode, a scan line separate from the driving gate electrode, a data line, a driving voltage line, and a semiconductor area including a first channel region overlapping the driving gate electrode and a shielding area overlapping the first data line. The display device also has a control line which includes a main line portion and a detour portion. The main line portion and the detour portion extend in different directions, and the semiconductor area includes a second channel region overlapping the first portion of the detour portion.Type: GrantFiled: November 26, 2019Date of Patent: May 4, 2021Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Jun Won Choi, Chang Soo Pyon
-
Patent number: 10991581Abstract: A method for manufacturing a semiconductor film capable of forming a semiconductor film with high crystalline quality using a solid-state laser is provided. A method for manufacturing a semiconductor film according to the present disclosure includes the steps of (a) irradiating an amorphous semiconductor film with a first pulsed laser beam emitted from a solid-state laser, and then after the step (a), (b) irradiating the semiconductor film with a second pulsed laser beam including intensity lower than that of the first pulsed laser beam.Type: GrantFiled: February 29, 2020Date of Patent: April 27, 2021Assignee: THE JAPAN STEEL WORKS, LTD.Inventors: Naoyuki Kobayashi, Hiroaki Imamura
-
Patent number: 10991557Abstract: Disclosed herein is a reaction chamber comprising a cavity, an upper electrode disposed in the cavity, a gas diffusion plate, and an adjustment assembly, wherein the gas diffusion plate is disposed directly above the upper electrode, and blocks the cavity, and the gas diffusion plate is provided with a plurality of air holes; the adjustment assembly is disposed on the gas diffusion plate.Type: GrantFiled: November 13, 2018Date of Patent: April 27, 2021Assignee: HKC Corporation LimitedInventor: Huailiang He
-
Patent number: 10985113Abstract: The present disclosure discloses a display substrate, a display panel, and a display device. The display substrate includes: a base, and a device layer and an insulation layer on the base. The base includes a display area and a non-display area located on a peripheral side of the display area. At least one blocking dam is provided in a portion, located on the non-display area, of the insulation layer, and each blocking dam corresponds to an edge portion of one side edge of the base. In each edge portion of a side edge corresponding to a blocking dam, the blocking dam includes a plurality of blocking strips arranged along an extension direction of the side edge, an extension direction of each blocking strip is perpendicular to the side edge, and each blocking strip has a zigzag structure extending along a direction perpendicular to the side edge.Type: GrantFiled: September 6, 2019Date of Patent: April 20, 2021Assignees: Chengdu BOE Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Wei Liu, Zhiliang Jiang, Zhenli Zhou, Xiaoling Luo
-
Patent number: 10985236Abstract: A method of forming an integrated circuit device having a nanosheet resistor includes forming a nanosheet structure having alternating sheets of silicon and silicon germanium. An ion implantation is performed on the nanosheet structure. A thermal anneal is performed on the nanosheet structure. A dielectric oxide is placed around the nanosheet structure. A first contact and a second contact are coupled to the nanosheet structure to form a resistor between the first contact and the second contact. Other embodiments are also described herein.Type: GrantFiled: January 28, 2020Date of Patent: April 20, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Zhenxing Bi, Kangguo Cheng, Wei Wang, Zheng Xu
-
Patent number: 10985024Abstract: Methods and systems for using the downstream active residuals of a reducing-chemistry atmospheric plasma to provide multiple advantages to pre-plating surface preparation with a simple apparatus. As the downstream active species of the atmospheric plasma impinge the substrate surface, three important surface preparation processes can be performed simultaneously: 1. Organic residue is removed from the surface of the plating base. 2. Oxidation is removed from the surface of the plating base. 3. All surfaces on the substrate are highly activated by the downstream active residuals thus creating a highly wettable surface for subsequent plating operations.Type: GrantFiled: August 27, 2019Date of Patent: April 20, 2021Assignee: ONTOS Equipment Systems, Inc.Inventor: Eric Frank Schulte
-
Patent number: 10978304Abstract: An indirect heating method using a laser according to an aspect of the present disclosure includes: a first process of adjacently placing a first material structure containing a metal and a second material structure containing a mineral; and a second process of directly heating the first material structure to indirectly heat the second material structure adjacent to the first material structure by emitting a laser to the first material structure.Type: GrantFiled: January 26, 2018Date of Patent: April 13, 2021Assignee: RNR LAB INC.Inventor: Jeong Do Ryu
-
Patent number: 10978639Abstract: A circuit according to the present application includes a diode or other non-linear device coupled to a heating element of a phase-change material (PCM) radio frequency (RF) switch. The diode or other non-linear device allows an amorphizing pulse or a crystallizing pulse to pass to a first terminal of the heating element. The diode or other non-linear device substantially prevents a pulse generator providing the amorphizing pulse or crystallizing pulse from interfering with RF signals at RF terminals of the PCM RF switch. In an array of PCM cells each including a diode or other non-linear device, the diode or other non-linear device substantially prevents sneak paths that would otherwise enable an amorphizing or crystallizing pulse intended for a heating element of a selected cell of the array to be provided to heating elements of unselected cells of the array.Type: GrantFiled: December 20, 2018Date of Patent: April 13, 2021Assignee: Newport Fab, LLCInventors: Nabil El-Hinnawy, Jefferson E. Rose, David J. Howard, Gregory P. Slovin
-
Patent number: 10971611Abstract: A beam detector including a light source, a receiver, and a target, acting in cooperation to detect particles in a monitored area. The target reflects incident light, resulting in reflected light being returned to receiver. The receiver is capable of recording and reporting light intensity at a plurality of points across its field of view. In the preferred form the detector emits a first light beam in a first wavelength band; a second light beam in a second wavelength band; and a third light beam in a third wavelength band, wherein the first and second wavelengths bands are substantially equal and are different to the third wavelength band.Type: GrantFiled: August 23, 2018Date of Patent: April 6, 2021Assignee: Honeywell International Inc.Inventors: Ronald Knox, Kate Cooper, Kemal Ajay
-
Patent number: 10964537Abstract: Systems and methods for forming semiconductor layers, including oxide-based layers, are disclosed in which a material deposition system has a rotation mechanism that rotates a substrate around a center axis of a substrate deposition plane of the substrate. A material source that supplies a material to the substrate has i) an exit aperture with an exit aperture plane and ii) a predetermined material ejection spatial distribution from the exit aperture plane. The exit aperture is positioned at an orthogonal distance, a lateral distance, and a tilt angle relative to the center axis of the substrate. The system can be configured for either i) minimum values for the orthogonal distance and the lateral distance to achieve a desired layer deposition uniformity using a set tilt angle, or ii) the tilt angle to achieve the desired layer deposition uniformity using a set orthogonal distance and a set lateral distance.Type: GrantFiled: November 17, 2020Date of Patent: March 30, 2021Assignee: Silanna UV Technologies Pte LtdInventor: Petar Atanackovic
-
Patent number: 10957767Abstract: A method of manufacturing is provided that includes providing an n-type silicon wafer, the n-type silicon wafer including n-type dopants partially compensated 20% to 80% by p-type dopants, where a net n-type doping concentration of the n-type silicon wafer is in a range from 1×1013 cm?3 to 1×1015 cm?3; forming hydrogen related donors in the n-type silicon wafer by irradiating the n-type silicon wafer with protons; and annealing the n-type silicon wafer after forming the hydrogen related donors.Type: GrantFiled: January 27, 2020Date of Patent: March 23, 2021Inventors: Nico Caspary, Helmut Oefner, Hans-Joachim Schulze
-
Patent number: 10943922Abstract: A vertical memory device includes a substrate including a cell region and a peripheral circuit region, gate electrodes sequentially stacked on the cell region of the substrate in a vertical direction substantially perpendicular to an upper surface of the substrate, a channel on the cell region and extending through the gate electrodes in the vertical direction, a first lower contact plug on the peripheral circuit region and extending in the vertical direction, a second lower contact plug on the peripheral circuit region adjacent to the first lower contact plug and extending in the vertical direction, and a first upper wiring electrically connected to the first lower contact plug. The first upper wiring is configured to and apply an electrical signal to the first lower contact plug. The second lower contact plug is not electrically connected to an upper wiring configured to apply an electrical signal.Type: GrantFiled: April 23, 2020Date of Patent: March 9, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Kyoung-Hoon Kim, Hong-Soo Kim, Ju-Yeon Lee
-
Patent number: 10943988Abstract: A semiconductor device includes epitaxially grown source/drain (S/D) regions each having a cross-sectional quadrilateral shape formed on a semiconductor fin on opposite sides of a transversely disposed gate structure. The S/D regions include top (111) facets on top halves of the cross-sectional quadrilateral shape. The device further includes a silicide formed on the top (111) facets.Type: GrantFiled: July 29, 2019Date of Patent: March 9, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Praneet Adusumilli, Emre Alptekin, Christian Lavoie, Ahmet S. Ozcan