Patents Examined by Changhyun Yi
-
Patent number: 11450559Abstract: An integrated circuit (IC) structure includes a gate structure, a source epitaxial structure, a drain epitaxial structure, a front-side interconnection structure, a backside dielectric layer, and a backside via. The source epitaxial structure and the drain epitaxial structure are respectively on opposite sides of the gate structure. The front-side interconnection structure is on a front-side of the source epitaxial structure and a front-side of the drain epitaxial structure. The backside dielectric layer is on a backside of the source epitaxial structure and a backside of the drain epitaxial structure and has an air gap therein. The backside via extends through the backside dielectric layer to a first one of the source epitaxial structure and the drain epitaxial structure.Type: GrantFiled: January 15, 2021Date of Patent: September 20, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Che-Lun Chang, Wei-Yang Lee, Chia-Pin Lin, Yuan-Ching Peng
-
Patent number: 11450710Abstract: A display device includes a substrate, an emissive layer; a plurality of color converting layers that share the emissive layer, a barrier arranged on the emissive layer between the plurality of color converting layers, a first insulating layer provided between the plurality of color converting layers and the emissive layer and a second insulating layer provided between the first insulating layer and the plurality of color converting layers. The barrier spatially separates the plurality of color converting layers from each other and the first insulating layer has a plurality of first openings respectively corresponding to the plurality of color converting layers.Type: GrantFiled: March 3, 2021Date of Patent: September 20, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyungwook Hwang, Hoyoung Ahn, Junhee Choi, Kiho Kong, Joohun Han
-
Patent number: 11450662Abstract: A semiconductor device according to the present disclosure includes a first gate structure and a second gate structure aligned along a direction, a first metal layer disposed over the first gate structure, a second metal layer disposed over the second gate structure, and a gate isolation structure extending between the first gate structure and the second gate structure as well as between the first metal layer and the second metal layer.Type: GrantFiled: November 19, 2020Date of Patent: September 20, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jia-Chuan You, Chia-Hao Chang, Kuo-Cheng Chiang, Kuan-Lun Cheng, Chih-Hao Wang
-
Patent number: 11444200Abstract: Semiconductor structures and methods for manufacturing the same are provided. The semiconductor structure includes a substrate and a fin structure protruding from the substrate. The semiconductor structure also includes nanostructures formed over the fin structure and a gate structure surrounding the nanostructures. The semiconductor structure also includes a source/drain structure connected to the nanostructures and an isolating feature sandwiched between the fin structure and the source/drain structure.Type: GrantFiled: October 28, 2020Date of Patent: September 13, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yu-Xuan Huang, Ching-Wei Tsai, Hou-Yu Chen, Kuan-Lun Cheng
-
Patent number: 11444162Abstract: A method includes performing a first etching process on a backside of a substrate to expose a dummy contact structure, performing a first deposition process to deposit a first dielectric layer around the dummy contract structure, performing a second deposition process to deposit an oxide layer on the first dielectric layer, removing the dummy contract structure to form a trench, depositing a sacrificial layer on sidewalls of the trench, depositing a second dielectric layer on the sacrificial layer, filling the trench with a conductive material, and removing the sacrificial layer to form an air spacer between the first dielectric layer and the second dielectric layer.Type: GrantFiled: January 27, 2021Date of Patent: September 13, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Ming Lee, Wei-Yang Lee
-
Patent number: 11444181Abstract: A method includes forming a first semiconductor fin and a second semiconductor fin in an n-type Fin Field-Effect (FinFET) region and a p-type FinFET region, respectively, forming a first dielectric fin and a second dielectric fin in the n-type FinFET region and the p-type FinFET region, respectively, forming a first epitaxy mask to cover the second semiconductor fin and the second dielectric fin, performing a first epitaxy process to form an n-type epitaxy region based on the first semiconductor fin, removing the first epitaxy mask, forming a second epitaxy mask to cover the n-type epitaxy region and the first dielectric fin, performing a second epitaxy process to form a p-type epitaxy region based on the second semiconductor fin, and removing the second epitaxy mask. After the second epitaxy mask is removed, a portion of the second epitaxy mask is left on the first dielectric fin.Type: GrantFiled: January 25, 2021Date of Patent: September 13, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Chiang Chang, Ming-Hua Yu, Li-Li Su
-
Patent number: 11444182Abstract: A manufacturing method of a fin semiconductor device is disclosed. The method includes: providing a substrate; etching the substrate the first time to form a fin channel structure which protrudes from the substrate; forming a protective oxide layer on two sidewalls and the top surface of the fin channel structure; etching a the second time to form the base part of the fin channel structure, wherein the base part is not covered by the protective layer; oxidizing the base part of the fin channel, when the upper part of the fin channel is blocked from oxidation by the protective layer; removing both the protective layer and the oxidized base part of the fin channel structure, so that the upper part of the fin channel structure is suspended over the substrate.Type: GrantFiled: May 21, 2021Date of Patent: September 13, 2022Assignee: SHANGHAI HUALI INTEGRATED CIRCUIT CORPORATIONInventors: Qiuming Huang, Jun Tan, Qiang Yan
-
Patent number: 11444178Abstract: The present disclosure provides a semiconductor device and a method of forming the same. A semiconductor device according to the present disclosure includes a first source/drain feature and a second source/drain feature over a substrate, a plurality of channel members extending between the first source/drain feature and the second source/drain feature, a plurality of inner spacer features interleaving the plurality of channel members, a gate structure wrapping around each of the plurality of channel members, and a semiconductor liner sandwiched between the gate structure and each of the plurality of inner spacer features.Type: GrantFiled: November 13, 2020Date of Patent: September 13, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jin-Mu Yin, Wei-Yang Lee, Chih-Hao Yu, Yen-Ting Chen, Chia-Pin Lin
-
Patent number: 11444170Abstract: Semiconductor device and the manufacturing method thereof are disclosed. An exemplary semiconductor device comprises a dielectric layer formed over a conductive feature; a semiconductor stack formed over the dielectric layer, wherein the semiconductor stack including semiconductor layers stacked up and separated from each other; a first metal gate structure and a second metal gate structure formed over a channel region of the semiconductor stack, wherein the first metal gate structure and the second metal gate structure wrap each of the semiconductor layers of the semiconductor stack; and a first epitaxial feature disposed between the first metal gate structure and the second metal gate structure over a first source/drain region of the semiconductor stack, wherein the first epitaxial feature extends through the dielectric layer and contacts the conductive feature.Type: GrantFiled: March 12, 2021Date of Patent: September 13, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Chao Chou, Kuo-Cheng Chiang, Shi Ning Ju, Wen-Ting Lan, Chih-Hao Wang
-
Patent number: 11437430Abstract: A light-emitting device includes a substrate with light-emitting units. The light-emitting units include a first light-emitting unit, a second light-emitting unit, and one or more of third light-emitting units. Each of the light-emitting units includes a first semiconductor layer, an active layer and a second semiconductor layer. An insulating layer includes a first insulating layer opening and a second insulating layer opening formed on each of the light-emitting units. A first extension electrode covers the first light-emitting unit and the first extension electrode covers the first insulating layer opening on the first light-emitting unit. A second extension electrode covers the second light-emitting unit and the second extension electrode covers the second insulating layer opening on the second light-emitting unit. First and second electrode pads cover different parts of the light-emitting units.Type: GrantFiled: December 30, 2020Date of Patent: September 6, 2022Assignee: EPISTAR CORPORATIONInventors: Chao-Hsing Chen, Chi-Shiang Hsu, Yong-Yang Chen
-
Patent number: 11437434Abstract: A spin-orbit-torque (SOT) magnetic device includes a bottom metal layer, a first magnetic layer disposed over the bottom metal layer, a spacer layer disposed over the first magnetic layer, and a second magnetic layer disposed over the spacer layer. A diffusion barrier layer for suppressing metal elements of the first magnetic layer from diffusing into the bottom metal layer is disposed between the bottom metal layer and the first magnetic layer.Type: GrantFiled: December 28, 2020Date of Patent: September 6, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Wilman Tsai, Shy-Jay Lin, Mingyuan Song
-
Patent number: 11437480Abstract: In some embodiments, the present disclosure relates to an integrated chip that includes a channel structure extending between a first source/drain region and a second source/drain region. Further, a gate electrode is arranged directly over the channel structures, and an upper interconnect contact is arranged over and coupled to the gate electrode. A backside contact is arranged below and coupled to the first source/drain region. The backside contact has a width that decreases from a bottommost surface of the backside contact to a topmost surface of the backside contact.Type: GrantFiled: November 13, 2020Date of Patent: September 6, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Hsiu Chen, Andrew Joseph Kelly
-
Patent number: 11430887Abstract: High voltage isolation devices for semiconductor devices and associated systems, are disclosed herein. The isolation device may support operations of a 3-dimensional NAND memory array of the semiconductor device. In some embodiments, during high voltage operations (e.g., erase operations), the isolation device may provide a high voltage to the memory array while isolating other circuitry supporting low voltage operations of the memory array from the high voltage. The isolation device may include a set of narrow active areas separating the low voltage circuitry from the high voltage and a gate over the narrow active areas. In a further embodiment, the isolation device includes interdigitated narrow active areas and a common gate over the interdigitated narrow active areas to reduce an area occupied by the isolation devices.Type: GrantFiled: November 11, 2020Date of Patent: August 30, 2022Assignee: Micron Technology, Inc.Inventor: Michael A. Smith
-
Patent number: 11430878Abstract: A method includes etching a semiconductor substrate to form a plurality of semiconductor fins. The semiconductor fins are etched to form a recess. An epitaxy structure is grown in the recess. The epitaxy structure has a W-shape cross section. A capping layer is formed over the epitaxy structure. The capping layer is at least conformal to a sidewall of the epitaxy structure. The capping layer is etched to expose a top surface of the epitaxy structure. A first portion of the capping layer remains over the sidewall of the epitaxy structure after etching the capping layer. A contact is formed in contact with the exposed top surface of the epitaxy structure and the first portion of the capping layer.Type: GrantFiled: August 14, 2020Date of Patent: August 30, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yen-Ru Lee, Chii-Horng Li, Chien-I Kuo, Heng-Wen Ting, Jung-Chi Tai, Lilly Su, Yang-Tai Hsiao
-
Patent number: 11424339Abstract: An integrated chip includes a substrate, an isolation structure and a poly gate structure. The isolation structure includes dielectric materials within the substrate and having sidewalls defining an active region. The active region has a channel region, a source region, and a drain region separated from the source region by the channel region along a first direction. The source region has a first width along a second direction perpendicular to the first direction, the drain region has a second width along the second direction, and the channel region has a third width along the second direction and larger than the first and second widths. The poly gate structure extends over the channel region. The poly gate structure includes a first doped region having a first type of dopants and a second doped region having a second type of dopants. The second type is different from the first type.Type: GrantFiled: October 27, 2020Date of Patent: August 23, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Meng-Han Lin, Chia-En Huang
-
Patent number: 11424289Abstract: LED apparatuses featuring etched mesas and techniques for manufacturing LED apparatuses are described, including techniques for reducing surface recombination and techniques for charge carrier confinement. Etched facets of an LED mesa can be passivated using epitaxial regrowth of one or more semiconductor regrowth layers. The one or more semiconductor regrowth layers can include a transition layer. The transition layer can be configured with a bandgap energy between that of layers that are on opposite sides of the transition layer. A transition layer can separate an etched facet and another regrowth layer or separate two regrowth layers. In some instances, selective etching can be performed to preferentially etch a quantum well layer relative to a barrier layer. The selective etching removes surface imperfections, which contribute to surface recombination and which tend to be more prevalent in etched facets of the quantum well layer than etched facets of the barrier layer.Type: GrantFiled: November 12, 2020Date of Patent: August 23, 2022Assignee: META PLATFORMS TECHNOLOGIES, LLCInventors: Anurag Tyagi, James Ronald Bonar, Gareth Valentine
-
Patent number: 11424160Abstract: In some embodiments, a semiconductor device structure is formed by using an angled etch to remove material so as to expose a portion of an adjacent conductor. The space formed upon removing the material can then be filled with a conductive material during formation of a contact or other conductive structure (e.g., and interconnection). In this way, the contact formation also fills the space to form an angled local interconnect portion that connects adjacent structures (e.g., a source/drain contact to an adjacent source/drain contact, a source/drain contact to an adjacent gate contact, a source/drain contact to an adjacent device level conductor also connected to a gate/source/drain contact). In other embodiments, an interconnection structure herein termed a “jogged via” establishes and electrical connection from laterally adjacent peripheral surfaces of conductive structures that are not coaxially or concentrically aligned with one another.Type: GrantFiled: February 13, 2019Date of Patent: August 23, 2022Assignee: Intel CorporationInventors: Aaron D. Lilak, Ehren Mannebach, Anh Phan, Richard Schenker, Stephanie A. Bojarski, Willy Rachmady, Patrick Morrow, Jeffery Bielefeld, Gilbert Dewey, Hui Jae Yoo, Nafees Kabir
-
Patent number: 11417713Abstract: A substrate and a manufacturing method therefor, and an electronic device are provided. The substrate includes: a base substrate including a working region, and a non-working region outside of the working region, the non-working region including a peripheral circuit region near the working region and a non-circuit region away from the working region; a peripheral circuit in the peripheral circuit region; a common electrode lead in the non-working region; a common electrode; and a bridging conductive layer made of opaque conductive material in the non-working region and electrically connects the common electrode and the common electrode lead. An orthographic projection of the bridging conductive layer on the base substrate at least partially coincides with an orthographic projection of the peripheral circuit region on the base substrate, and bridging conductive layer is insulated from the peripheral circuit.Type: GrantFiled: February 8, 2021Date of Patent: August 16, 2022Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Lujiang Huangfu, Libin Liu, Yipeng Chen
-
Patent number: 11417764Abstract: A method for reducing stress induced defects in heterogeneous epitaxial interfaces of a semiconductor device is disclosed. The method includes forming a fin structure with a fin base, a superlattice structure on the fin base, forming a polysilicon gate structure on the fin structure, forming a source/drain (S/D) opening within a portion of the fin structure uncovered by the polysilicon gate structure, modifying the first surfaces of the first layers to curve a profile of the first surfaces, depositing first, second, and third passivation layers on the first, second, and third surfaces, respectively, forming an epitaxial S/D region within the S/D opening, and replacing the polysilicon gate structure with a metal gate structure. The superlattice structure includes first and second layers with first and second lattice constants, respectively, and the first and second lattice constants are different from each other.Type: GrantFiled: July 28, 2020Date of Patent: August 16, 2022Inventors: Winnie Victoria Wei-Ning Chen, Pang-Yen Tsai, Yasutoshi Okuno
-
Patent number: 11411079Abstract: A method of forming semiconductor devices having improved work function layers and semiconductor devices formed by the same are disclosed. In an embodiment, a method includes depositing a gate dielectric layer on a channel region over a semiconductor substrate; depositing a first p-type work function metal on the gate dielectric layer; performing an oxygen treatment on the first p-type work function metal; and after performing the oxygen treatment, depositing a second p-type work function metal on the first p-type work function metal.Type: GrantFiled: March 11, 2021Date of Patent: August 9, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hsin-Yi Lee, Ji-Cheng Chen, Chi On Chui