Patents Examined by Christian D. Wilson
-
Patent number: 6395621Abstract: A process is provided with which amorphous silicon or polysilicon is deposited on a semiconductor substrate. Then, a low-temperature solid phase growth method is employed to selectively form amorphous silicon or polysilicon into single crystal silicon on only an exposed portion of the semiconductor substrate. A step for manufacturing an epitaxial silicon substrate a exhibiting a high manufacturing yield, a low cost and high quality can be employed in a process for manufacturing a semiconductor device incorporating a shrinked MOS transistor. Specifically, a silicon oxide layer having a thickness which is not larger than the mono-molecular layer is formed on the silicon substrate. Then, an amorphous silicon layer is deposited on the silicon oxide layer in a low-temperature region to perform annealing in the low-temperature region. Thus, the amorphous silicon layer is changed into a single crystal owing to solid phase growth.Type: GrantFiled: December 3, 2001Date of Patent: May 28, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Ichiro Mizushima, Yuichiro Mitani, Shigeru Kambayashi, Kiyotaka Miyano
-
Patent number: 6384447Abstract: A flash memory cell comprises a gate, a drain, a source, a floating gate, and a control gate. The flash memory cell is capable of being programmed by inducing a voltage drop of between about four volts and six volts across a deep-depletion region by applying a first voltage to the gate, a second voltage to the drain, and a third voltage to the source. During a programming operation, the channel current is approximately zero, and the first voltage is ramped at a rate proportional to the injection current.Type: GrantFiled: August 1, 2001Date of Patent: May 7, 2002Assignee: Micron Technology, Inc.Inventors: Andrei Mihnea, Paul J. Rudeck, Chun Chen
-
Vertical bipolar transistor, in particular with an SiGe heterojunction base, and fabrication process
Patent number: 6384469Abstract: The semiconductor region of an intrinsic collector is surrounded with a lateral insulating region. A semi-conducting layer comprising a SiGe heterojunction is partially located between the transmitter and the intrinsic collector and extends on either side of the transmitter above the lateral insulating region. The base intrinsic region is formed in said semi-conducting layer with heterojunction between the transmitter and the intrinsic collector. The base extrinsic region and the collector extrinsic region respectively comprise first zones formed in said semi-conducting layer with heterojunction, located respectively on either side of the transmitter and above the lateral insulating region first part and mutually electrically insulated by the lateral insulating region second part.Type: GrantFiled: October 23, 2000Date of Patent: May 7, 2002Assignee: France TelecomInventor: Alain Chantre -
Patent number: 6380624Abstract: A stacked integrated circuit structure, in which main package bodies of a plurality of integrated circuits are stacked on each other. Connections between leads of the stacked integrated circuits are made by means of a stacking substrate. Therein, each of two surfaces of the stacking substrate has a plurality of terminals electrically connected to corresponding terminals. The stacking substrate includes a plurality of through vias as well, which connect to the corresponding terminals of the two surfaces. For two stacked integrated circuits, a hole can be defined in the stacking substrate, which housed the main package body of one of the two stacked integrated circuits, or by means of a plurality of separated substrates arranged around the perimeter of the main package body of one of the two stacked integrated circuits, so that the thickness of the stacked integrated circuits can be reduced.Type: GrantFiled: October 10, 2000Date of Patent: April 30, 2002Assignee: Walsin Advanced Electronics Ltd.Inventor: Chia-Yu Hung
-
Patent number: 6380574Abstract: A diffusion preventive layer extending between the bottom surface of a lower electrode and an interconnection connecting the lower electrode to one of the diffusion layers of a switching transistor is self-aligned. As a result, no side trench is produced since a hole pattern is formed by using a dummy film, and even if a contact plug of a memory section is misaligned with the diffusion preventive layer, the contact plug is out of direct contact with a dielectric film having a high permittivity. Hence, a highly reliable device can be obtained.Type: GrantFiled: October 31, 2000Date of Patent: April 30, 2002Assignee: Hitachi, Ltd.Inventors: Kazuyoshi Torii, Yasuhiro Shimamoto, Hiroshi Miki, Keiko Kushida, Yoshihisa Fujisaki
-
Patent number: 6373084Abstract: A container capacitor having an elongated storage electrode for enhanced capacitance in a dynamic random access memory circuit. The electrode is preferably twice the length of the typical cell and may be coated with hemispherical-grain polysilicon to further increase the surface area of the electrode.Type: GrantFiled: December 6, 2000Date of Patent: April 16, 2002Assignee: Micron Technology, Inc.Inventor: Thomas A. Figura
-
Patent number: 6368985Abstract: An apparatus for processing semiconductor wafers includes a single imaging stepper for exposing wafers processed on a first track and a second track. A method for processing semiconductor wafers includes selecting one of a first coater and a second coater for coating a first wafer with a photoresist. The coated wafer is exposed in a single stepper to form an exposed wafer. An operator selects one of a first developer and second developer to develop the exposed wafer.Type: GrantFiled: May 30, 2000Date of Patent: April 9, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Ted Wakamiya, Vince L. Marinaro, Eric R. Kent
-
Patent number: 6365527Abstract: A silicon carbide film is formed in a manner which avoids the high level contents of oxygen by depositing the film in at least two consecutive in-situ steps. Each step comprises plasma enhanced chemical vapor deposition (PECVD) of silicon carbride and ammonia plasma treatment to remove oxygen contained in the deposit silicon carbide. The disclosed method is found to enhance several insulation properties of the silicon carbide film and can be easily adapted into production-level IC processing.Type: GrantFiled: October 6, 2000Date of Patent: April 2, 2002Assignee: United Microelectronics Corp.Inventors: Neng-Hui Yang, Ming-Sheng Yang
-
Patent number: 6365519Abstract: A process used during the formation of a semiconductor device comprises the steps of placing a plurality of semiconductor wafers each having a surface into a chamber of a batch wafer processor such as a diffusion furnace. The wafers are heated to a temperature of between about 300° C. and about 550° C. With the wafers in the chamber, at least one of ammonia and hydrazine is introduced into the chamber, then a precursor comprising trimethylethylenediamine tris(dimethylamino)titanium and/or triethylaluminum is introduced into the chamber. In the chamber, a layer comprising aluminum nitride is simultaneously formed over the surface of each wafer. The inventive process allows for the formation of aluminum nitride or titanium aluminum nitride over the surface of a plurality of wafers simultaneously. A subsequent anneal of the aluminum nitride layer or the titanium aluminum nitride layer can be performed in situ.Type: GrantFiled: April 16, 2001Date of Patent: April 2, 2002Assignee: Micron Technology, Inc.Inventors: Brenda D. Kraus, John T. Moore, Scott J. DeBoer
-
DRAM cell having a vertical transistor and a capacitor formed on the sidewalls of a trench isolation
Patent number: 6365452Abstract: A DRAM cell capacitor and access transistor are described. Capacitor formation, access transistor fabrication and cell isolation methods are integrated by using isolation trench sidewalls to form DRAM capacitors and access transistors. A doped silicon substrate adjacent to the vertical sidewalls of the isolation trench provides one DRAM cell capacitor plate. The DRAM capacitor also contains a dielectric material that partially covers the interior vertical sidewalls of the isolation trench. A conductive layer covering the dielectric material on the vertical sidewalls of the isolation trench forms the second capacitor plate and completes the DRAM capacitor. A vertically oriented access transistor is formed over top of the capacitor. To accomplish this, an isolation dielectric is deposited and patterned to provide a support structure for gate electrodes of the vertical access transistor above the trench sidewall capacitors.Type: GrantFiled: November 28, 2000Date of Patent: April 2, 2002Assignee: LSI Logic CorporationInventors: Dung-Ching Perng, Yauh-Ching Liu -
Patent number: 6362049Abstract: A semiconductor process for fabricating NAND type flash memory devices in a first embodiment includes step which can be performed on a production line which manufactures NOR type flash memory products. A NAND flash memory fabrication process according to a second embodiment simplifies the process and uses fewer masks, thus reducing costs and errors to produce higher yields.Type: GrantFiled: November 5, 1999Date of Patent: March 26, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Salvatore F. Cagnina, Hao Fang, John Jianshi Wang, Kent Kuohua Chang, Masaatzi Higashitani
-
Patent number: 6352910Abstract: Deposition methods for preparing amorphous silicon based films with controlled resistivity and low stress are described. Such films can be used as the interlayer in FED manufacturing. They can also be used in other electronic devices which require films with controlled resistivity in the range between those of an insulator and of a conductor. The deposition methods described in the present invention employ the method of chemical vapor deposition or plasma-enhanced chemical vapor deposition; other film deposition techniques, such as physical vapor deposition, also may be used. In one embodiment, an amorphous silicon-based film is formed by introducing into a deposition chamber a silicon-based volatile, a conductivity-increasing volatile including one or more components for increasing the conductivity of the amorphous silicon-based film, and a conductivity-decreasing volatile including one or more components for decreasing the conductivity of the amorphous silicon-based film.Type: GrantFiled: February 12, 1999Date of Patent: March 5, 2002Assignee: Applied Komatsu Technology, Inc.Inventors: William R. Harshbarger, Takako Takehara, Jeff C. Olsen, Regina Qiu, Yvonne LeGrice, Guofu J. Feng, Robert M. Robertson, Kam Law
-
Patent number: 6352864Abstract: A semiconductor memory device, a method for manufacturing the same, a memory circuit including the semiconductor memory device, and a method for driving the same, are provided. In detail, one transistor forms a memory cell, and a single transistor cell capable of arbitrarily accessing the memory cell, a method for manufacturing the same, a memory circuit, and a method for driving the memory circuit, are provided. An island type semiconductor layer as an active region is formed on a ferroelectric layer. A word line crosses the semiconductor layer. A source is formed on the semiconductor layer on one side of the word line, and a drain is formed on the other side. A plate line is formed below the ferroelectric layer to face the word line, and intersects the word line. A drive line is connected to the source, and a bit line is connected to the drain.Type: GrantFiled: July 24, 2000Date of Patent: March 5, 2002Assignee: Samsung Electronics Co., Ltd.Inventor: Jong-ho Lee
-
Patent number: 6350657Abstract: A method of manufacturing an SOI (silicon on insulator) wafer includes the step of selective anisotropic etching to form, in the substrate, trenches which extend to a predetermined depth from a major surface of the substrate and between which pillar portions of the substrate are defined. The method further includes the step of selective isotropic etching to enlarge the trenches, starting at a predetermined distance from the major surface, thus reducing the thicknesses of the pillar portions of the substrate between adjacent trenches. Also, the method includes the steps of selective oxidation to convert the pillar portions of reduced thickness of the substrate into silicon dioxide and to fill the trenches with silicon dioxide, starting substantially from the predetermined distance, and epitaxial growth of a silicon layer on the major surface of the substrate.Type: GrantFiled: July 26, 1999Date of Patent: February 26, 2002Assignee: STMicroelectronics S.r.l.Inventors: Ubaldo Mastromatteo, Flavio Villa, Gabriele Barlocchi
-
Patent number: 6348400Abstract: A semiconductor device is disclosed that includes a die having an active surface bearing integrated circuitry, the die including a plurality of bond pads thereon connected to the integrated circuitry. At least one electrically conductive wire bond is made between first and second bond pads of the plurality of bond pads for providing external electrical connection between the two bond pads, which are not interconnected via the integrated circuitry within the die. The first bond pad can be a lead finger on the active surface and the second bond pad can be an option bond pad electrically connected to a third bond pad selected from the plurality of bond pads on the active surface via the integrated circuitry. Further, the third bond pad can connect to a fourth bond pad selected from the plurality of bond pads via a wire bond. The first bond pad can also be an internal voltage line and the second bond pad an external voltage line or the bond pads can be different internal buses within the integrated circuitry.Type: GrantFiled: November 16, 1999Date of Patent: February 19, 2002Assignee: Micron Technology, Inc.Inventor: Aaron Schoenfeld
-
Patent number: 6346732Abstract: A process is provided with which amorphous silicon or polysilicon is deposited on a semiconductor substrate. Then, a low-temperature solid phase growth method is employed to selectively form amorphous silicon or polysilicon into single crystal silicon on only an exposed portion of the semiconductor substrate. A step for manufacturing an epitaxial silicon substrate exhibiting a high manufacturing yield, a low cost and high quality can be employed in a process for manufacturing a semiconductor device incorporating a shrinked MOS transistor. Specifically, a silicon oxide layer having a thickness which is not larger than the mono-molecular layer is formed on the silicon substrate. Then, an amorphous silicon layer is deposited on the silicon oxide layer in a low-temperature region to perform annealing in the low-temperature region. Thus, the amorphous silicon layer is changed into a single crystal owing to solid phase growth.Type: GrantFiled: May 11, 2000Date of Patent: February 12, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Ichiro Mizushima, Yuichiro Mitani, Shigeru Kambayashi, Kiyotaka Miyano
-
Patent number: 6337228Abstract: A low-cost printed circuit board for a semiconductor package having the footprint of a ball grid array package has an integral heat sink, or “slug,” for the mounting of one or more semiconductor chips, capable of efficiently conducting away at least five watts from the package in typical applications. It is made by forming an opening through a sheet, or substrate, of B-stage epoxy/fiberglass composite, or “pre-preg,” then inserting a slug of a thermally conductive material having the same size and shape as the opening into the opening. The slug-containing composite is sandwiched between two thin layers of a conductive metal, preferably copper, and the resulting sandwich is simultaneously pressed and heated between the platen of a heated press.Type: GrantFiled: May 12, 1999Date of Patent: January 8, 2002Assignee: Amkor Technology, Inc.Inventors: Frank J. Juskey, John R. McMillan, Ronald P. Huemoeller
-
Patent number: 6329216Abstract: A semiconductor light emitting device has a light emitting layer forming portion formed on the substrate and having an n-type layer and a p-type layer to provide a light emitting layer. A window layer is formed on a surface side of the light emitting layer forming portion. The window layer is formed of AlyGal−yAs (0.6≦y≦0.8) auto-doped in a carrier concentration of 5×1018-3×1019 cm−3. The resulting semiconductor light emitting device is free of degradation in crystallinity due to p-type impurity doping, thereby provide a high light emitting efficiency and brightness without encountering device degradation or damage.Type: GrantFiled: June 20, 2000Date of Patent: December 11, 2001Assignee: Rohm Co., Ltd.Inventors: Yukio Matsumoto, Shunji Nakata, Yukio Shakuda
-
Patent number: 6326283Abstract: An isolation structure on an integrated circuit is formed using a shallow trench isolation process. A layer of buffer oxide is formed on a substrate. A layer of nitride is formed on the layer of buffer oxide. The layer of nitride and the layer of buffer oxide are patterned to form a trench area. An oxidation of the substrate is performed to provide for round corners at a perimeter of the trench area. The substrate is then etched to form a trench within the trench area.Type: GrantFiled: March 7, 2000Date of Patent: December 4, 2001Assignee: VLSI Technology, Inc.Inventors: Victor Liang, Olivier Laparra, Mark Rubin
-
Patent number: 6326248Abstract: A process for fabricating a semiconductor device comprising the steps of: introducing into an amorphous silicon film, a metallic element which accelerates the crystallization of the amorphous silicon film; applying heat treatment to the amorphous silicon film to obtain a crystalline silicon film; irradiating a laser beam or an intense light to the crystalline silicon film; and heat treating the crystalline silicon film irradiated with a laser beam or an intense light.Type: GrantFiled: November 15, 2000Date of Patent: December 4, 2001Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hisashi Ohtani, Takeshi Fukunaga, Akiharu Miyanaga