Patents Examined by Christopher M Roland
-
Patent number: 11843004Abstract: The stability of a step of processing a wiring formed using copper, aluminum, gold, silver, molybdenum, or the like is increased. Moreover, the concentration of impurities in a semiconductor film is reduced. Moreover, the electrical characteristics of a semiconductor device are improved. In a transistor including an oxide semiconductor film, an oxide film in contact with the oxide semiconductor film, and a pair of conductive films being in contact with the oxide film and including copper, aluminum, gold, silver, molybdenum, or the like, the oxide film has a plurality of crystal parts and has c-axis alignment in the crystal parts, and the c-axes are aligned in a direction parallel to a normal vector of a top surface of the oxide semiconductor film or the oxide film.Type: GrantFiled: July 8, 2021Date of Patent: December 12, 2023Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Junichi Koezuka, Yasutaka Nakazawa, Yukinori Shima, Masami Jintyou, Masayuki Sakakura, Motoki Nakashima
-
Patent number: 11844294Abstract: A resistance access memory device includes a first electrode, a resistance change layer, formed on the first electrode, comprising a thin film containing BiX13 and and Bi2X2(3-x), and a second electrode formed on the resistance change layer, where X1 is a halogen element selected from the group consisting of F, Cl, Br, I, and combinations thereof, X2 is a chalcogen element selected from the group consisting of S, Se, Te, and combinations thereof, and x is a real number of 0 or more and less than 3.Type: GrantFiled: August 13, 2021Date of Patent: December 12, 2023Assignee: Research & Business Foundation Sungkyunkwan UniversityInventors: Jung Hyun Suk, Han Gil Sang, SangMyeong Lee, Won Bin Kim, Jae Myeong Lee, Jun Young Kim, Oh Young Gong, Jin Hyuk Choi
-
Patent number: 11810906Abstract: A stretchable display device according to one or more embodiments of the present disclosure includes a lower substrate including a display area, a first non-display area disposed at a left side and a right side of the display area, and a second non-display area disposed above and below the display area and the first non-display area, a plurality of first substrates disposed on the lower substrate in the display area and defining a plurality of pixels, a plurality of second substrates disposed on the lower substrate in the first non-display area and including a gate driver disposed thereon, and an inspection unit disposed on the lower substrate in the second non-display area and including a plurality of inspection substrates connected to a second substrate which is the most adjacent to the second non-display area among the plurality of second substrates.Type: GrantFiled: July 2, 2020Date of Patent: November 7, 2023Assignee: LG Display Co., Ltd.Inventor: Seulki Kim
-
Patent number: 11812676Abstract: A phase change memory device is provided. The phase change memory device includes a phase change memory material within an electrically insulating wall, a first heater terminal in the electrically insulating wall, and two read terminals in the electrically insulating wall.Type: GrantFiled: March 24, 2020Date of Patent: November 7, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Timothy Mathew Philip, Lawrence A. Clevenger, Kevin W. Brew
-
Patent number: 11784239Abstract: Disclosed herein are tri-gate transistor arrangements, and related methods and devices. For example, in some embodiments, a transistor arrangement may include a fin stack shaped as a fin extending away from a base, and a subfin dielectric stack. The fin includes a subfin portion and a channel portion, the subfin portion being closer to the base than the channel portion. The subfin dielectric stack includes a transistor dielectric material, and a fixed charge liner material disposed between the transistor dielectric material and the subfin portion of the fin.Type: GrantFiled: December 14, 2016Date of Patent: October 10, 2023Assignee: Intel CorporationInventors: Sean T. Ma, Aaron D. Lilak, Justin R. Weber, Harold W. Kennel, Willy Rachmady, Gilbert W. Dewey, Cheng-Ying Huang, Matthew V. Metz, Jack T. Kavalieros, Anand S. Murthy, Tahir Ghani
-
Patent number: 11776979Abstract: A photosensitive device includes a semiconductor substrate and a photodiode. The semiconductor substrate has a patterned semiconductor polarizer having a semiconductor surface. The photodiode is in the semiconductor substrate.Type: GrantFiled: February 27, 2020Date of Patent: October 3, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventor: Cheng-Yu Hsieh
-
Patent number: 11729972Abstract: A semiconductor device is disclosed. The semiconductor device includes a channel structure on a substrate and extending in a first direction perpendicular to a top surface of the substrate; a plurality of gate electrodes on the substrate and spaced apart from one another in the first direction on a sidewall of the channel structure; and a gate insulating layer between each of the plurality of gate electrodes and the channel structure, wherein the channel structure includes a body gate layer extending in the first direction; a charge storage structure surrounding a sidewall of the body gate layer; and a channel layer surrounding sidewall of the charge storage structure.Type: GrantFiled: April 9, 2020Date of Patent: August 15, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Younghwan Son, Seogoo Kang, Jeehoon Han
-
Patent number: 11721588Abstract: The first and second fins extend upwardly from a semiconductor substrate. The shallow trench isolation structure laterally surrounds lower portions of the first and second fins. The first gate structure extends across an upper portion of the first fin. The second gate structure extends across an upper portion of the second fin. The first source/drain epitaxial structures are on the first fin and on opposite sides of the first gate structure. The second source/drain epitaxial structures are on the second fin and on opposite sides of the second gate structure. The separation plug interposes the first and second gate structures and extends along a lengthwise direction of the first fin. The isolation material cups an underside of a portion of the separation plug between one of the first source/drain epitaxial structures and one of the second source/drain epitaxial structures.Type: GrantFiled: June 7, 2021Date of Patent: August 8, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Chang Hung, Shu-Yuan Ku, I-Wei Yang, Yi-Hsuan Hsiao, Ming-Ching Chang, Ryan Chia-Jen Chen
-
Patent number: 11715705Abstract: An integrated circuit memory includes a state transistor having a floating gate which stores a respective data value. A device for protecting the data stored in the memory includes a capacitive structure having a first electrically-conducting body coupled to the floating gate of the state transistor, a dielectric body, and a second electrically-conducting body coupled to a ground terminal. The dielectric body is configured, if an aqueous solution is brought into contact with the dielectric body, to electrically couple the floating gate and the ground terminal so as to modify the charge on the floating gate and to lose the corresponding data. Otherwise, the dielectric body is configured to electrically isolate the floating gate and the ground terminal.Type: GrantFiled: July 17, 2020Date of Patent: August 1, 2023Assignee: STMicroelectronics (Rousset) SASInventors: Pascal Fornara, Fabrice Marinet
-
Patent number: 11707001Abstract: A phase change resistive memory includes an upper electrode; a lower electrode; a layer made of an active material, called an active layer; the memory passing from a highly resistive state to a weakly resistive state by application of a voltage or a current between the upper electrode and the lower electrode and wherein the material of the active layer is a ternary composed of germanium Ge, tellurium Te and antimony Sb, the ternary including between 60 and 66% of antimony Sb.Type: GrantFiled: January 27, 2020Date of Patent: July 18, 2023Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventor: Gabriele Navarro
-
Patent number: 11699772Abstract: Disclosed are an array substrate and a preparation method thereof, and a digital microfluidic chip. The preparation method includes: forming a plurality of photoelectric detection devices on a silicon-based substrate; transferring the photoelectric detection devices to a base substrate by adopting a micro transfer printing process; and forming a plurality of transparent driving electrodes on the base substrate, wherein the transparent driving electrodes are insulated from the photoelectric detection devices.Type: GrantFiled: March 19, 2020Date of Patent: July 11, 2023Assignees: Beijing BOE Sensor Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Xue Dong, Yue Geng, Peizhi Cai
-
Patent number: 11688780Abstract: Transistor structure including deep source and/or drain semiconductor that is contacted by metallization from both a front (e.g., top) side and a back (e.g., bottom) side of transistor structure. The deep source and/or drain semiconductor may be epitaxial, following crystallinity of a channel region that may be monocrystalline A first layer of the source and/or drain semiconductor may have lower impurity doping while a second layer of the source and/or drain semiconductor may have higher impurity doping. The deep source and/or drain semiconductor may extend below the channel region and be adjacent to a sidewall of a sub-channel region such that metallization in contact with the back side of the transistor structure may pass through a thickness of the first layer of the source and/or drain semiconductor to contact the second layer of the source and/or drain semiconductor.Type: GrantFiled: March 22, 2019Date of Patent: June 27, 2023Assignee: Intel CorporationInventors: Rishabh Mehandru, Tahir Ghani, Stephen Cea
-
Patent number: 11688665Abstract: An integrated circuit assembly may be formed having a substrate, a first integrated circuit device electrically attached to the substrate, a second integrated circuit device electrically attached to the first integrated circuit device, and a heat dissipation device defining a fluid chamber, wherein at least a portion of the first integrated circuit device and at least a portion of the second integrated circuit device are exposed to the fluid chamber. In further embodiments, at least one channel may be formed in an underfill material between the first integrated circuit device and the second integrated circuit device, between the first integrated circuit device and the substrate, and/or between the second integrated circuit device and the substrate, wherein the at least one channel is open to the fluid chamber.Type: GrantFiled: June 13, 2018Date of Patent: June 27, 2023Assignee: Intel CorporationInventors: Feras Eid, Adel Elsherbini, Johanna Swan
-
Patent number: 11688690Abstract: A semiconductor device includes: a first semiconductor structure; a second semiconductor structure on the first semiconductor structure; an active region between the first semiconductor structure and the second semiconductor structure, wherein the active region includes multiple alternating well layers and barrier layers, wherein each of the barrier layers has a band gap, the active region further includes an upper surface facing the second semiconductor structure and a bottom surface opposite the upper surface; an electron blocking region between the second semiconductor structure and the active region, wherein the electron blocking region includes a band gap, and the band gap of the electron blocking region is greater than the band gap of one of the barrier layers; a first aluminum-containing layer between the electron blocking region and the active region, wherein the first aluminum-containing layer has a band gap greater than the band gap of the electron blocking region; a confinement layer between the fiType: GrantFiled: June 22, 2021Date of Patent: June 27, 2023Assignee: EPISTAR CORPORATIONInventors: Yung-Chung Pan, Chang-Yu Tsai, Ching-Chung Hu, Ming-Pao Chen, Chi Shen, Wei-Chieh Lien
-
Patent number: 11670660Abstract: A pixel array included in an auto-focus image sensor includes a substrate, a plurality of pixels, a deep device isolation region and a plurality of first ground regions. The substrate includes a first surface on which a gate electrode is disposed and a second surface opposite to the first surface. The plurality of pixels are disposed in the substrate, and include a plurality of first pixels configured to detect a phase difference and a plurality of second pixels configured to detect an image. The deep device isolation region is disposed in the substrate, extends substantially vertically from the second surface of the substrate to isolate the plurality of pixels from each other. The plurality of first ground regions are disposed adjacent to the first surface in the substrate and adjacent to only at least some of the plurality of first pixels.Type: GrantFiled: March 20, 2020Date of Patent: June 6, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Masato Fujita, Kyungho Lee
-
Patent number: 11664459Abstract: A method for making a semiconductor device may include forming an inverted T channel on a substrate, with the inverted T channel comprising a superlattice. The superlattice may include a plurality of stacked groups of layers, with each group of layers comprising a plurality of stacked base semiconductor monolayers defining a base semiconductor portion, and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. The method may further include forming source and drain regions on opposing ends of the inverted T channel, and forming a gate overlying the inverted T channel between the source and drain.Type: GrantFiled: April 10, 2019Date of Patent: May 30, 2023Assignee: ATOMERA INCORPORATEDInventor: Robert John Stephenson
-
Patent number: 11646227Abstract: A method of fabricating air gaps in advanced semiconductor devices for low capacitance interconnects. The method includes exposing a substrate to a gas pulse sequence to deposit a material that forms an air gap between raised features.Type: GrantFiled: January 10, 2022Date of Patent: May 9, 2023Assignee: Tokyo Electron LimitedInventor: Kandabara Tapily
-
Patent number: 11626507Abstract: In a method of manufacturing a semiconductor device, a gate structure is formed over a fin structure. A source/drain region of the fin structure is recessed. A first semiconductor layer is formed over the recessed source/drain region. A second semiconductor layer is formed over the first semiconductor layer. The fin structure is made of SixGe1-x, where 0?x?0.3, the first semiconductor layer is made of SiyGe1-y, where 0.45?y?1.0, and the second semiconductor layer is made of SizGe1-z, where 0?z?0.3.Type: GrantFiled: March 29, 2019Date of Patent: April 11, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Martin Christopher Holland, Marcus Johannes Henricus Van Dal
-
Patent number: 11605602Abstract: The disclosed current-distribution inductor may include (1) a magnetic core and (2) a conductor electrically coupled between a power source and an electrical component of a circuit board, wherein the conductor comprises (A) a bend that passes through the magnetic core and (B) a flying lead that extends from the bend to the electrical component of the circuit board and runs parallel with the circuit board. Various other apparatuses, systems, and methods are also disclosed.Type: GrantFiled: March 31, 2020Date of Patent: March 14, 2023Assignee: Juniper Networks, Inc.Inventors: Marshall J. Lise, Anupama Padminidevi Karthikeyan Nair, David K. Owen
-
Patent number: 11600746Abstract: A semiconductor device comprises: a first semiconductor structure; a second semiconductor structure on the first semiconductor structure; an active region, wherein the active region comprises multiple alternating well layers and barrier layers, the active region further comprises an upper surface facing the second semiconductor structure and a bottom surface opposite the upper surface; an electron blocking region between the second semiconductor structure and the active region; a first aluminum-containing layer between the electron blocking region and the active region, wherein the first aluminum-containing layer has a band gap greater than the band gap of the first electron blocking layer; and a p-type dopant above the bottom surface of the active region and comprising a concentration profile comprising a peak shape having a peak concentration value, wherein the peak concentration value lies at a distance of between 15 nm and 60 nm from the upper surface of the active region.Type: GrantFiled: April 2, 2021Date of Patent: March 7, 2023Assignee: EPISTAR CORPORATIONInventors: Chia-Ming Liu, Chang-Hua Hsieh, Yung-Chung Pan, Chang-Yu Tsai, Ching-Chung Hu, Ming-Pao Chen, Chi Shen, Wei-Chieh Lien