Patents Examined by David Chen
-
Patent number: 10756095Abstract: An integrated circuit containing an array of SRAM cells with T-shaped contacts in the inverters, in which drain connecting segments may extend beyond gate connecting segments by a distance greater than 10 percent of a separation distance between ends of opposite drain connecting segments. The drain connecting segments may also extend beyond gate connecting segments by a distance greater than one-third of the width of the gate connecting segments. A process of forming an integrated circuit containing an array of SRAM cells with T-shaped contacts in which drain connecting segments may extend beyond gate connecting segments by a distance greater than 10 percent of a separation distance between ends of opposite drain connecting segments. A process may also form the drain connecting segments to extend beyond gate connecting segments by greater than one-third of the width of the gate connecting segments.Type: GrantFiled: November 13, 2018Date of Patent: August 25, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Theodore W. Houston, Thomas J. Aton, Scott W. Jessen
-
Patent number: 10748913Abstract: An integrated circuit containing an array of SRAM cells with T-shaped contacts in the inverters, in which drain connecting segments may extend beyond gate connecting segments by a distance greater than 10 percent of a separation distance between ends of opposite drain connecting segments. The drain connecting segments may also extend beyond gate connecting segments by a distance greater than one-third of the width of the gate connecting segments. A process of forming an integrated circuit containing an array of SRAM cells with T-shaped contacts in which drain connecting segments may extend beyond gate connecting segments by a distance greater than 10 percent of a separation distance between ends of opposite drain connecting segments. A process may also form the drain connecting segments to extend beyond gate connecting segments by greater than one-third of the width of the gate connecting segments.Type: GrantFiled: December 19, 2018Date of Patent: August 18, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Theodore W. Houston, Thomas J. Aton, Scott W. Jessen
-
Patent number: 10741557Abstract: A method and structure for forming hybrid high mobility channel transistors. The method includes: providing a substrate, epitaxially growing a buffer layer over the substrate and a semiconductor layer over the buffer layer, forming a partial opening over the semiconductor layer, epitaxially growing a second semiconductor layer in the opening, forming a first plurality of fins from the first semiconductor layer and a second plurality of fins from the second semiconductor layer, where the first semiconductor layer and the second semiconductor material comprise different materials, oxidizing a portion of the second plurality of fins, and stripping the oxidized portion of the second plurality of fins, where after striping the oxidized portion of the second plurality of fins, the second plurality of fins have the same width as the first plurality of fins.Type: GrantFiled: May 22, 2018Date of Patent: August 11, 2020Assignee: International Business Machines CorporationInventors: Xin Miao, Chen Zhang, Kangguo Cheng, Wenyu Xu
-
Patent number: 10692978Abstract: According to the present invention, a semiconductor device includes a first conductivity type SiC layer, an electrode that is selectively formed upon the SiC layer, and an insulator that is formed upon the SiC layer and that extends to a timing region that is set at an end part of the SiC layer. The insulator includes an electrode lower insulating film that is arranged below the electrode, and an organic insulating layer that is arranged so as to cover the electrode lower insulating film. The length (A) of the interval wherein the organic insulating layer contacts the SiC layer is 40 ?m or more, and the lateral direction distance (B) along the electrode lower insulating layer between the electrode and SiC layer is 40 ?m or more.Type: GrantFiled: May 15, 2015Date of Patent: June 23, 2020Assignee: ROHM CO., LTD.Inventors: Katsuhisa Nagao, Hidetoshi Abe
-
Patent number: 10686055Abstract: The present disclosure provides a method for forming a semiconductor device, including: providing a semiconductor substrate; forming a well region and a drift region in the semiconductor substrate; and forming one or more counter-doped regions in the drift region, the one or more counter-doped regions being aligned along a direction vertical to the semiconductor substrate to divide the drift region into a plurality of parts. The semiconductor fabrication method also includes: forming a gate structure on the semiconductor substrate, the gate structure covering a portion of the well region and a portion of the drift region; and forming a source electrode in the well region on one side of the gate structure and a drain electrode in the drift region on another side of the gate structure.Type: GrantFiled: July 18, 2016Date of Patent: June 16, 2020Assignees: Semiconductor Manufacturing International (Beijing) Corporation, Semiconductor Manufacturing International (Shanghai) CorporationInventor: Lei Fang
-
Patent number: 10644163Abstract: A field effect transistor including: a substrate, and at least gate electrode, a gate insulating film, a semiconductor layer, a protective layer for the semiconductor layer, a source electrode and a drain electrode provided on the substrate, wherein the source electrode and the drain electrode are connected with the semiconductor layer therebetween, the gate insulating film is between the gate electrode and the semiconductor layer, the protective layer is on at least one surface of the semiconductor layer, the semiconductor layer includes an oxide containing In atoms, Sn atoms and Zn atoms, the atomic composition ratio of Zn/(In+Sn+Zn) is 25 atom % or more and 75 atom % or less, and the atomic composition ratio of Sn/(In+Sn+Zn) is less than 50 atom %.Type: GrantFiled: August 26, 2009Date of Patent: May 5, 2020Assignee: IDEMITSU KOSAN CO., LTD.Inventors: Koki Yano, Hirokazu Kawashima, Kazuyoshi Inoue
-
Patent number: 10615121Abstract: One semiconductor device includes first to fourth wirings disposed within a prescribed interval in a first direction, extending in a second direction, and arranged at a first pitch in the first direction, first to third lead-out wirings disposed within the prescribed interval in the first direction, extending in the second direction, and arranged at a second pitch in the first direction, a bridge part disposed between the first lead-out wiring, and the second lead-out wiring, and connected to the first lead-out wiring, and the second lead-out wiring, a first contact part in contact with at least one part of the bridge part, and a second contact part in contact with the third lead-out wiring. One of either the first lead-out wiring, or the second lead-out wiring is connected to the second wiring, and the third lead-out wiring is connected to the fourth wiring.Type: GrantFiled: April 8, 2014Date of Patent: April 7, 2020Assignee: LONGITUDE LICENSING LIMITEDInventor: Shunsuke Asanao
-
Patent number: 10608088Abstract: An electrode structure of a transistor, and a pixel structure and a display apparatus comprising the electrode structure of the transistor are disclosed. The electrode structure of the transistor comprises a first electrode and a second electrode. The first electrode has at least two first portions and at least one second portion. The first portions are substantially parallel with each other and each has a first width. The second portion has a second width, and connects the substantially parallel first portions to define a space with an opening. The first width is substantially greater than the second width.Type: GrantFiled: January 4, 2018Date of Patent: March 31, 2020Assignee: AU OPTRONICS CORP.Inventors: Yu-Min Lin, Kuo-Lung Fang, Feng-Yuan Gan
-
Patent number: 10593831Abstract: Achieving resistance reduction of a nitride semiconductor multilayer film reflector. In the nitride semiconductor multilayer film reflector, a first semiconductor layer has a higher Al composition than a second semiconductor layer. A first composition-graded layer is interposed between the first and second semiconductor layers so as to be located at a group III element face side of the first semiconductor layer, the first composition-graded layer being adjusted so that its Al composition becomes lower as coming close to the second semiconductor layer. A second composition-graded layer is interposed between the first and second semiconductor layers so as to be located at a nitride face side of the first semiconductor layer. The second composition-graded layer is adjusted so that its Al composition becomes lower as coming close to the second semiconductor layer.Type: GrantFiled: March 19, 2014Date of Patent: March 17, 2020Assignee: MEIJO UNIVERSITYInventors: Tetsuya Takeuchi, Motoaki Iwaya, Isamu Akasaki
-
Patent number: 10573812Abstract: Variable-resistance material memories include a buried salicide word line disposed below a diode. Variable-resistance material memories include a metal spacer spaced apart and next to the diode. Processes include the formation of one of the buried salicide word line and the metal spacer. Devices include the variable-resistance material memories and one of the buried salicided word line and the spacer word line.Type: GrantFiled: September 11, 2018Date of Patent: February 25, 2020Assignee: Micron Technology, Inc.Inventors: Jun Liu, Michael P. Violette
-
Patent number: 10559542Abstract: Various methods and structures for fabricating a semiconductor chip structure comprising a chip identification “fingerprint” layer. A semiconductor chip structure includes a substrate and a chip identification layer disposed on the substrate, the chip identification layer comprising random patterns of electrically conductive material in trenches formed in a semiconductor layer. The chip identification layer is sandwiched between two layers of electrodes that have a crossbar structure. A first crossbar in the crossbar structure is located on a first side of the chip identification layer and includes a first set of electrical contacts in a first grid pattern contacting the first side of the chip identification layer. A second crossbar in the crossbar structure is located on a second side of the chip identification layer and includes a second set of electrical contacts in a second grid pattern contacting the second side of the chip identification layer.Type: GrantFiled: March 14, 2018Date of Patent: February 11, 2020Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Shawn P. Fetterolf, Chi-Chun Liu
-
Patent number: 10553560Abstract: A chip laminate in this semiconductor device has a structure consisting of a first semiconductor chip and a second semiconductor chip laminated together. The first semiconductor chip has a circuit-forming layer and a first bump electrode formed on one surface and a second bump electrode formed on the other surface. The second semiconductor chip has a circuit-forming layer and a third bump electrode formed on one surface and a fourth bump electrode formed on the other surface. The first semiconductor chip and the second semiconductor chip are laminated together such that the circuit-forming layer on the first semiconductor chip and the circuit-forming layer on the second semiconductor chip face each other and the first and third bump electrodes are electrically connected to each other.Type: GrantFiled: March 18, 2014Date of Patent: February 4, 2020Assignee: LONGITUDE LICENSING LIMITEDInventor: Mitsuhisa Watanabe
-
Patent number: 10553718Abstract: A device structure includes: a core structure formed on a support, and a shell material formed on the core structure and surrounding at least part of the core structure. The shell material is associated with a first bandgap; the core structure is associated with a second bandgap; and the first bandgap is smaller than the second bandgap. The shell material and the core structure are configured to form a quantum-well channel in the shell material.Type: GrantFiled: March 14, 2014Date of Patent: February 4, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Carlos H. Diaz, Chun-Hsiung Lin, Huicheng Chang, Syun-Ming Jang, Chien-Hsun Wang, Mao-Lin Huang
-
Patent number: 10535802Abstract: The purpose of the present invention is to provide a method for manufacturing a light-amplified optoelectronic device, on which pristine or doped graphene is transferred. Specifically, the method includes the steps of: depositing a first electrode, as a thin film, on the light emitting device; transferring pristine or doped graphene on the electrode thin film; etching the light emitting device in contact with the electrode thin film on which the transferred graphene has been transferred, thereby removing a part of the electrode thereon; spin-coating photoresist on the etched light emitting device; removing the photoresist from the spin-coated light emitting device, thereby forming an electrode thin film in a spin form and the pristine transferred to or graphene doped to the electrode thin film; and depositing metal on a second electrode.Type: GrantFiled: December 15, 2017Date of Patent: January 14, 2020Assignee: UNIVERSITY-INDUSTRY COOPERATION GROUP OF KYUNG HEE UNIVERSITYInventors: Suk Ho Choi, Chang Oh Kim, Sung Kim
-
Patent number: 10529815Abstract: A gate structure for effective work function adjustments of semiconductor devices that includes a gate dielectric on a channel region of a semiconductor device; a first metal nitride in direct contact with the gate dielectric; a conformal carbide of Aluminum material layer having an aluminum content greater than 30 atomic wt. %; and a second metal nitride layer in direct contact with the conformal aluminum (Al) and carbon (C) containing material layer. The conformal carbide of aluminum (Al) layer includes aluminum carbide, or Al4C3, yielding an aluminum (Al) content up to 57 atomic % (at. %) and work function setting from 3.9 eV to 5.0 eV at thicknesses below 25 ?. Such structures can present metal gate length scaling and resistance benefit below 25 nm compared to state of the art work function electrodes.Type: GrantFiled: October 31, 2017Date of Patent: January 7, 2020Assignees: INTERNATIONAL BUSINESS MACHINES CORPORATION, ULVAC, INC.Inventors: Takashi Ando, Ruqiang Bao, Masanobu Hatanaka, Vijay Narayanan, Yohei Ogawa, John Rozen
-
Patent number: 10497832Abstract: There are provided a setting process configured to set in a chamber an aluminum nitride substrate in which a semiconductor layer is formed on a first principal plane, and an oxide film forming process configured to heat an inside of the chamber with a water molecule (H2O) being introduced in the chamber and to form an oxide film including an amorphous oxide film and/or a crystalline oxide film on a second principal plane located on an opposite side to the first principal plane of the aluminum nitride substrate.Type: GrantFiled: July 18, 2017Date of Patent: December 3, 2019Assignee: Asahi Kasei Kabushiki KaishaInventors: Koumei Takeda, Satoshi Yamada
-
Patent number: 10490501Abstract: Aspects of the present disclosure include a method for forming a contact on a semiconductor device, the semiconductor device including a conductive region disposed over a substrate, the method comprising: depositing a dielectric material on the substrate; forming an opening in the dielectric material to expose the conductive region; forming a barrier layer on a lower surface and sidewalls of the opening in the dielectric material, the barrier layer terminating below an upper surface of the dielectric material and surrounding a lower portion of the opening; depositing cobalt in the lower portion of the opening, the cobalt terminating at an upper surface of the barrier layer; depositing tungsten to fill the opening to at least the upper surface of the dielectric material; and planarizing the upper surface of the dielectric material with the tungsten in the opening.Type: GrantFiled: February 9, 2018Date of Patent: November 26, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Jim Shih-Chun Liang, Keith Kwong Hon Wong
-
Patent number: 10453928Abstract: According to one example embodiment, a structure includes at least one SOI (semiconductor-on-insulator) transistor situated over a buried oxide layer, where the buried oxide layer overlies a bulk substrate. The structure further includes an electrically charged field control ring situated over the buried oxide layer and surrounding the at least one SOI transistor. A width of the electrically charged field control ring is greater than a thickness of the buried oxide layer. The electrically charged field control ring reduces a conductivity of a surface portion of the bulk substrate underlying the field control ring, thereby reducing RF coupling of the at least one SOI transistor through the bulk substrate. The structure further includes an isolation region situated between the electrically charged field control ring and the at least one SOI transistor. A method to achieve and implement the disclosed structure is also provided.Type: GrantFiled: December 8, 2016Date of Patent: October 22, 2019Assignee: Skyworks Solutions, Inc.Inventor: Raymond A. Kjar
-
Patent number: 10438892Abstract: A semiconductor device according to present embodiment has first wirings provided in a first area and made of a first metal. A first gap is provided between the first wirings adjacent to each other. Second wirings or contact plugs are provided in a second area in which the first wirings are not provided. The second wirings or contact plugs are made of a second metal. A first insulation film is provided between the second wirings or contact plugs adjacent to each other. The first insulation film has second gaps. A second insulation film is provided on the first wirings, the first gap, and the second gaps.Type: GrantFiled: September 12, 2017Date of Patent: October 8, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventor: Toshiyuki Morita
-
Patent number: 10431501Abstract: Semiconductor devices and fabrication methods thereof are provided. An exemplary fabrication method includes forming an interlayer dielectric layer on a base substrate; forming a plurality of first openings and second openings in the interlayer dielectric layer, one first opening connecting to a second opening, the one first opening being between the second opening and the base substrate; forming a high-K gate dielectric layer on side and bottom surfaces of the first openings and on side surfaces of the second openings; forming a cap layer, containing oxygen ions, on the high-K gate dielectric layer; forming an amorphous silicon layer on the cap layer at least on the bottoms of the first openings; performing a thermal annealing process on the amorphous silicon layer, the cap layer and the high-K dielectric; removing the amorphous silicon layer; and forming a metal layer, in the first openings and the second openings.Type: GrantFiled: April 24, 2017Date of Patent: October 1, 2019Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Yong Li