Patents Examined by Duy T Nguyen
-
Patent number: 11380839Abstract: A magnetic memory (MRAM) cell, comprising: a first layer formed from a substantially electrically conductive material; and a magnetic tunnel junction (MTJ) stack formed over the first layer, wherein the MTJ stack comprises: a ferromagnetic reference layer having an in-plane reference magnetization; a tunnel barrier layer; and a ferromagnetic storage layer between the tunnel barrier layer and the first layer, the storage layer having an in-plane storage magnetization; wherein the MTJ stack comprises an arrangement for providing an in-plane uniaxial anisotropy in the storage layer; wherein said in-plane uniaxial anisotropy makes an angle with the direction of the write current that is between 5° and 90°, and wherein said in-plane uniaxial anisotropy has an energy between 40 and 200 kBT and wherein coercivity is larger than 200 Oe.Type: GrantFiled: May 2, 2020Date of Patent: July 5, 2022Assignees: Antaios, Centre National De La Recherche ScientifiqueInventors: Witold Kula, Marc Drouard, Gilles Gaudin, Jean-Pierre Nozieres
-
Patent number: 11374014Abstract: The present invention discloses a flash. A channel region comprises a first shallow trench formed in the surface area of a semiconductor substrate. A tunneling dielectric layer and a polysilicon floating gate are formed in the first shallow trench and extended to the outside of the first shallow trench. A control dielectric layer and a polysilicon control gate are sequentially formed on the two side surfaces in the width direction and the top surface of the polysilicon floating gate. A source region and a drain region are formed in a self-aligned manner in active regions on the two sides in the length direction of the polysilicon floating gate. The present invention further discloses a method for manufacturing a flash. The present invention can break through the limitation of the length of the channel on the size of the memory cell, thus reducing the area of the memory cell.Type: GrantFiled: April 21, 2020Date of Patent: June 28, 2022Assignee: Shanghai Huali Microelectronics CorporationInventors: Chengcheng Wang, Rong Zou, Qiwei Wang
-
Patent number: 11355425Abstract: The present disclosure relates to a chip on film and a display device. The chip on film includes a body and an insulating protective film arranged on the body, in which the body includes a first area, a first binding area for binding and connecting to the back surface of the display panel, and a first bendable area located between the first area and the first binding area and capable of being bent in a first direction; and the insulating protection film includes a first connection area connected to the first area, a second connection area for connecting to the back surface of the display panel, and a second bendable area located between the first connection area and the second connection area and capable of being bent in a second direction opposite to the first direction.Type: GrantFiled: December 13, 2019Date of Patent: June 7, 2022Assignees: HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD, BOE TECHNOLOGY GROUP CO., LTD.Inventors: Kaiwen Wang, Mookeun Shin, Xiaojun Wu, Xuanxuan Qiao, Aixia Sang, Qiang Zhang, Zhenyu Han
-
Patent number: 11355395Abstract: A semiconductor device includes several first cell rows extending in a first direction, each of the first cell rows having a first row height; several second cell rows extending in the first direction, each of the second cell rows having a second row height smaller than the first row height, wherein the first cell rows and the second cell rows are interlaced; a first cell arranged in a first row of the first cell rows; and at least one second cell arranged in at least one row of the second cell rows, wherein the at least one second cell abuts the first cell in a second direction different from the first direction, wherein the at least one second cell and at least one circuit component included in the first cell have the same operation configuration.Type: GrantFiled: May 22, 2020Date of Patent: June 7, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jerry Chang-Jui Kao, Hui-Zhong Zhuang, Li-Chung Hsu, Sung-Yen Yeh, Yung-Chen Chien, Jung-Chan Yang, Tzu-Ying Lin
-
Patent number: 11355380Abstract: A method for producing a 3D memory device, the method including: providing a first level including a first single crystal layer; forming first alignment marks and control circuits in and on the first level, where the control circuits include first single crystal transistors, where the control circuits include at least two metal layers; forming at least one second level disposed on top of the first level; performing a first etch step within the second level; forming at least one third level disposed on top of the at least one second level; performing a second etch step within the third level; and performing additional processing steps to form a plurality of first memory cells within the second level and a plurality of second memory cells within the third level, where the first memory cells include second transistors, and where the second memory cells include third transistors.Type: GrantFiled: September 13, 2021Date of Patent: June 7, 2022Assignee: MONOLITHIC 3D INC.Inventors: Zvi Or-Bach, Brian Cronquist, Deepak C. Sekar
-
Patent number: 11346882Abstract: Described herein are techniques related to a semiconductor fabrication process that facilitates the enhancement of systemic conformities of patterns of the fabricated semiconductor wafer. A semiconductor wafer with maximized systemic conformities of patterns will maximize the electrical properties and/or functionality of the electronic devices formed as part of the fabricated semiconductor wafer. This Abstract is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.Type: GrantFiled: November 2, 2018Date of Patent: May 31, 2022Assignee: TOKYO ELECTRON LIMITEDInventors: Carlos A. Fonseca, Nathan Ip, Joel Estrella
-
Patent number: 11342445Abstract: Embodiments of the disclosure are in the field of advanced integrated circuit structure fabrication and, in particular, 10 nanometer node and smaller integrated circuit structure fabrication and the resulting structures. In an example, an integrated circuit structure includes a fin. A gate dielectric layer is over a top of the fin and laterally adjacent sidewalls of the fin. An N-type gate electrode is over the gate dielectric layer over the top of the fin and laterally adjacent the sidewalls of the fin, the N-type gate electrode comprising a P-type metal layer on the gate dielectric layer, and an N-type metal layer on the P-type metal layer. A first N-type source or drain region is adjacent a first side of the gate electrode. A second N-type source or drain region is adjacent a second side of the gate electrode, the second side opposite the first side.Type: GrantFiled: July 1, 2020Date of Patent: May 24, 2022Assignee: Intel CorporationInventors: Jeffrey S. Leib, Jenny Hu, Anindya Dasgupta, Michael L. Hattendorf, Christopher P. Auth
-
Patent number: 11329075Abstract: An array substrate, its fabricating method, a display panel and a display device are disclosed. The method includes forming an active layer on a substrate, forming a gate layer on a side of the active layer facing or away from the substrate; forming an interlayer dielectric layer on a side of the active layer away from the substrate, which includes a first, second, third and fourth film stacked in this order in a direction away from the substrate; forming a via hole extending from the interlayer dielectric layer to the active layer; forming a source and drain layer on a side of the interlayer dielectric layer away from the substrate, and in a region not covered by the source and drain layer, removing the fourth film in the interlayer dielectric layer at a same time as forming the source and drain layer.Type: GrantFiled: January 4, 2018Date of Patent: May 10, 2022Assignees: BOE TECHNOLOGY GROUP CO., LTD., ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.Inventors: Lulu Ye, Lei Yao, Kai Zhang, Dawei Shi, Nana Gao, Panpan Zhang
-
Patent number: 11322355Abstract: Some embodiments of the disclosure provide a method for forming a semiconductor device. The method includes: forming a plurality of semiconductor material layers on a doped substrate; removing a part of the plurality of semiconductor material layers to form an exposed doped substrate; and ion implanting a dopant into the exposed doped substrate to form a doped semiconductor structure, where the doped substrate and the doped semiconductor structure have different polarities.Type: GrantFiled: April 16, 2020Date of Patent: May 3, 2022Assignee: INNOSCIENCE (ZHUHAI) TECHNOLOGY CO., LTD.Inventors: Qiyue Zhao, Chuan He
-
Patent number: 11322525Abstract: An array substrate and a display panel are provided. The array substrate includes a flexible substrate, a peripheral trace, and a bending pathway. The array substrate is folded along the bending pathway so that the peripheral trace is located on the back side of a display zone to increase an area of the display zone of a displaying screen.Type: GrantFiled: March 12, 2019Date of Patent: May 3, 2022Inventor: Xiaoliang Feng
-
Patent number: 11315928Abstract: The present disclosure provides a semiconductor structure. The semiconductor structure comprises a substrate having a first top surface. An active region is surrounded by an isolation region in the substrate. A buried power line and a buried signal line are disposed within the substrate and in the active region. A first circuit layer is disposed on the first top surface of the substrate to cover the buried power line and the buried signal line. A second circuit layer is disposed on the first top surface of the substrate and separated from the first circuit layer. A cell capacitor is disposed on and electrically coupled to the first circuit layer.Type: GrantFiled: September 8, 2020Date of Patent: April 26, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Chiang-Lin Shih, Tseng-Fu Lu, Jeng-Ping Lin
-
Patent number: 11315920Abstract: An array substrate includes a base substrate, at least one first signal line and at least one second signal line disposed at a first side of the base substrate, and at least one electrostatic discharge (ESD) protection device disposed at the first side of the base substrate. Each ESD protection device includes a first electrode coupled to one first signal line, a second electrode coupled to one second signal line, and an insulating medium disposed between the first electrode and the second electrode. An orthographic projection of the first electrode on the base substrate at least partially overlaps with an orthographic projection of the second electrode on the base substrate, and the ESD protection device is configured to discharge electrostatic charges on one of the first signal line and the second signal line that are coupled to the ESD protection device to the other one.Type: GrantFiled: November 21, 2019Date of Patent: April 26, 2022Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventor: Chunping Long
-
Patent number: 11305378Abstract: Wafer alignment with restricted visual access has been disclosed. In an example, a method of processing a substrate for fabricating a solar cell involves supporting the substrate over a stage. The method involves forming a substantially opaque layer over the substrate. The substantially opaque layer at least partially covers edges of the substrate. The method involves performing fit-up of the substantially opaque layer to the substrate. The method involves illuminating the covered edges of the substrate with light transmitted through the stage, and capturing a first image of the covered edges of the substrate based on the light transmitted through the stage. The method further includes determining a first position of the substrate relative to the stage based on the first image of the covered edges. The substrate may be further processed based on the determined first position of the substrate under the substantially opaque layer.Type: GrantFiled: January 27, 2020Date of Patent: April 19, 2022Assignee: SunPower CorporationInventor: Thomas Pass
-
Patent number: 11309349Abstract: A device includes a P-N junction comprising a monolithic N-type semiconductor layer coupled to a monolithic P-type semiconductor layer. The monolithic N-type semiconductor layer includes a first portion and a second portion. The first portion has a first surface and the second portion has a second surface facing away from the first surface. The monolithic P-type semiconductor layer includes a third portion and a fourth portion. The third portion has a third surface and the fourth portion has a fourth surface facing away from the third surface.Type: GrantFiled: August 21, 2018Date of Patent: April 19, 2022Assignee: Hewlett-Packard Development Company, L.P.Inventors: Ning Ge, Robert Ionescu, Helen A Holder, Jarrid Wittkopf
-
Patent number: 11309210Abstract: The present disclosure relates to semiconductor structures and, more particularly, to self-aligned buried power rail structures and methods of manufacture. The method includes: forming at least one fin structure of a first dimension in a substrate; forming at least one fin structure of a second dimension in the substrate; removing at least a portion of the at least one fin structure of the second dimension to form a trench; filling the trench with conductive metal to form a buried power rail structure within the trench; and forming a contact to the buried power rail structure.Type: GrantFiled: September 12, 2019Date of Patent: April 19, 2022Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Nicholas V. Licausi, Guillaume Bouche, Lars W. Liebmann
-
Patent number: 11302713Abstract: A stack including a silicon oxide layer, a germanium-containing layer, and a III-V compound semiconductor layer is formed over a substrate. An alternating stack of insulating layers and spacer material layers is formed over the III-V compound semiconductor layer. The spacer material layers are formed as, or are subsequently replaced with, electrically conductive layers. Memory openings are formed through the alternating stack and into the III-V compound semiconductor layer. Memory opening fill structures including a memory film and a vertical semiconductor channel are formed in the memory openings. The vertical semiconductor channels can include a III-V compound semiconductor channel material that is electrically connected to the III-V compound semiconductor layer. The substrate and at least a portion of the silicon oxide layer can be subsequently detached.Type: GrantFiled: June 25, 2020Date of Patent: April 12, 2022Assignee: SANDISK TECHNOLOGIES LLCInventors: Ashish Kumar Baraskar, Raghuveer S. Makala, Peter Rabkin
-
Patent number: 11296195Abstract: A semiconductor device includes a substrate, an active layer, a source electrode, a drain electrode, a p-type doped layer, a gate electrode, a passivation layer, and a field plate. The active layer is disposed on the substrate. The source electrode, the drain electrode and the p-type doped layer are disposed on the active layer. The p-type doped layer is disposed between the source electrode and the drain electrode, and has a first thickness. The gate electrode is disposed on the p-type doped layer. The passivation layer covers the gate electrode and the active layer. The field plate is disposed on the passivation layer and is electrically connected to the source electrode. The field plate includes a field dispersion portion disposed between the gate electrode and the drain electrode. The passivation layer between the field dispersion portion and the active layer has a second thickness smaller than the first thickness.Type: GrantFiled: September 30, 2020Date of Patent: April 5, 2022Assignee: DELTA ELECTRONICS, INC.Inventor: Wen-Chia Liao
-
Patent number: 11294170Abstract: A method for removing a foreign substance according to an embodiment includes: a step of preparing a Fabry-Perot interference filter in which a gap is formed between a portion of a first laminate at least including a first mirror portion and a portion of a second laminate at least including a second mirror portion facing each other so that a distance between the first mirror portion and the second mirror portion facing each other varies by an electrostatic force; a step of detecting a foreign substance adhering to a surface of the second laminate; and a step of blowing air in which an airflow peak position is adjusted on the basis of a position of the detected foreign substance onto the surface of the second laminate and thereby removing the foreign substance from the surface of the second laminate.Type: GrantFiled: November 9, 2018Date of Patent: April 5, 2022Assignee: HAMAMATSU PHOTONICS K.K.Inventors: Masaki Hirose, Katsumi Shibayama, Takashi Kasahara, Toshimitsu Kawai, Hiroki Oyama, Yumi Kuramoto
-
Patent number: 11296075Abstract: The present disclosure introduces, among other things, an electronic device, e.g. an integrated circuit (IC). The IC includes a semiconductor substrate comprising a first doped layer of a first conductivity type. A second doped layer of the first conductivity type is located within the first doped layer. The second doped layer has first and second layer portions with a greater dopant concentration than the first doped layer, with the first layer portion being spaced apart from the second layer portion laterally with respect to a surface of the substrate. The IC further includes a lightly doped portion of the first doped layer, the lightly doped portion being located between the first and second layer portions. A dielectric isolation structure is located between the first and second layer portions, and directly contacts the lightly doped portion.Type: GrantFiled: August 31, 2018Date of Patent: April 5, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Robert M. Higgins, Henry Litzmann Edwards, Xiaoju Wu, Shariq Arshad, Li Wang, Jonathan Philip Davis, Tathagata Chatterjee
-
Patent number: 11282890Abstract: A method of fabricating a target shallow trench isolation (STI) structure between devices in a wafer-level image sensor having a large number of pixels includes etching a trench, the trench having a greater depth and width than a target STI structure and epitaxially growing the substrate material in the trench for a length of time necessary to provide the target depth and width of the isolation structure. An STI structure formed in a semiconductor substrate includes a trench etched in the substrate having a depth and width greater than that of the STI structure, and semiconductor material epitaxially grown in the trench to provide a critical dimension and target depth of the STI structure. An image sensor includes a semiconductor substrate, a photodiode region, a pixel transistor region and an STI structure between the photodiode region and the pixel transistor region.Type: GrantFiled: January 21, 2020Date of Patent: March 22, 2022Assignee: OmniVision Technologies, Inc.Inventor: Seong Yeol Mun